📄 analog.lib
字号:
R13 22 99 16.67E3
R14 22 50 16.67E3
R15 27 99 60
R16 27 50 60
L2 27 28 1E-8
G9 25 50 21 27 16.67E-3
G10 26 50 27 21 16.67E-3
G11 27 99 99 21 16.67E-3
G12 50 27 21 50 16.67E-3
V5 23 27 1.35
V6 27 24 1.35
D5 21 23 DX
D6 24 21 DX
D7 99 25 DX
D8 99 26 DX
D9 50 25 DY
D10 50 26 DY
*
* MODELS USED
*
.MODEL QN NPN(BF=1E9 IS=1E-15 VAF=16.3E3)
.MODEL QP PNP(BF=1E9 IS=1E-15 VAF=16.3E3)
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-15 BV=50)
.ENDS
* AD846A SPICE Macro-model 1/91, Rev. A
* JCB / PMI
*
* This version of the AD846 model simulates the worst case
* parameters of the 'A' grade. The worst case parameters
* used correspond to those in the data sheet.
*
* Copyright 1990 by Analog Devices, Inc.
*
* Refer to "README.DOC" file for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* Node assignments
* non-inverting input
* | inverting input
* | | positive supply
* | | | negative supply
* | | | | output
* | | | | | compensation pin
* | | | | | |
.SUBCKT AD846A 1 2 99 50 28 12
*
* INPUT STAGE
*
R1 99 8 1E3
R2 10 50 1E3
V1 99 9 1.7
D1 9 8 DX
V2 11 50 1.7
D2 10 11 DX
I1 99 5 275E-6
I2 4 50 275E-6
Q1 50 3 5 QP
Q2 99 3 4 QN
Q3 8 6 30 QN
Q4 10 7 30 QP
R3 5 6 300E3
R4 4 7 300E3
*
* INPUT ERROR SOURCES
*
GB1 99 1 POLY(1) 1 22 15E-6 15E-9
GB2 99 30 POLY(1) 1 22 450E-9 10E-9
VOS 3 1 200E-6
LS1 30 2 50E-9
CS1 99 2 2.0E-12
CS2 99 1 2.0E-12
*
EREF 97 0 22 0 1
*
* TRANSCONDUCTANCE STAGE
*
R5 12 97 100E6
C3 12 97 5.5E-12
G1 97 12 99 8 1E-3
G2 12 97 10 50 1E-3
V3 99 13 5.0
V4 14 50 5.0
D3 12 13 DX
D4 14 12 DX
*
* POLE AT 100 MHZ
*
R8 17 97 1E6
C4 17 97 1.59E-15
G4 97 17 12 22 1E-6
*
* POLE AT 100 MHZ
*
R9 18 97 1E6
C5 18 97 1.59E-15
G5 97 18 17 22 1E-6
*
* POLE AT 200 MHZ
*
R10 19 97 1E6
C6 19 97 0.795E-15
G6 97 19 18 22 1E-6
*
* POLE AT 500 MHZ
*
R11 20 97 1E6
C7 20 97 0.318E-15
G7 97 20 19 22 1E-6
*
* POLE AT 500 MHZ
*
R12 21 97 1E6
C8 21 97 0.318E-15
G8 97 21 20 22 1E-6
*
* OUTPUT STAGE
*
ISY 99 50 5.05E-3
R13 22 99 16.67E3
R14 22 50 16.67E3
R15 27 99 60
R16 27 50 60
L2 27 28 1E-8
G9 25 50 21 27 16.67E-3
G10 26 50 27 21 16.67E-3
G11 27 99 99 21 16.67E-3
G12 50 27 21 50 16.67E-3
V5 23 27 1.35
V6 27 24 1.35
D5 21 23 DX
D6 24 21 DX
D7 99 25 DX
D8 99 26 DX
D9 50 25 DY
D10 50 26 DY
*
* MODELS USED
*
.MODEL QN NPN(BF=1E9 IS=1E-15 VAF=16.3E3)
.MODEL QP PNP(BF=1E9 IS=1E-15 VAF=16.3E3)
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-15 BV=50)
.ENDS
* AD846B SPICE Macro-model 1/91, Rev. A
* JCB / PMI
*
* This version of the AD846 model simulates the worst case
* parameters of the 'B' grade. The worst case parameters
* used correspond to those in the data sheet.
*
* Copyright 1990 by Analog Devices, Inc.
*
* Refer to "README.DOC" file for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* Node assignments
* non-inverting input
* | inverting input
* | | positive supply
* | | | negative supply
* | | | | output
* | | | | | compensation pin
* | | | | | |
.SUBCKT AD846B 1 2 99 50 28 12
*
* INPUT STAGE
*
R1 99 8 1E3
R2 10 50 1E3
V1 99 9 1.7
D1 9 8 DX
V2 11 50 1.7
D2 10 11 DX
I1 99 5 275E-6
I2 4 50 275E-6
Q1 50 3 5 QP
Q2 99 3 4 QN
Q3 8 6 30 QN
Q4 10 7 30 QP
R3 5 6 300E3
R4 4 7 300E3
*
* INPUT ERROR SOURCES
*
GB1 99 1 POLY(1) 1 22 5E-6 10E-9
GB2 99 30 POLY(1) 1 22 250E-9 5E-9
VOS 3 1 75E-6
LS1 30 2 50E-9
CS1 99 2 2.0E-12
CS2 99 1 2.0E-12
*
EREF 97 0 22 0 1
*
* TRANSCONDUCTANCE STAGE
*
R5 12 97 150E6
C3 12 97 5.5E-12
G1 97 12 99 8 1E-3
G2 12 97 10 50 1E-3
V3 99 13 5.0
V4 14 50 5.0
D3 12 13 DX
D4 14 12 DX
*
* POLE AT 100 MHZ
*
R8 17 97 1E6
C4 17 97 1.59E-15
G4 97 17 12 22 1E-6
*
* POLE AT 100 MHZ
*
R9 18 97 1E6
C5 18 97 1.59E-15
G5 97 18 17 22 1E-6
*
* POLE AT 200 MHZ
*
R10 19 97 1E6
C6 19 97 0.795E-15
G6 97 19 18 22 1E-6
*
* POLE AT 500 MHZ
*
R11 20 97 1E6
C7 20 97 0.318E-15
G7 97 20 19 22 1E-6
*
* POLE AT 500 MHZ
*
R12 21 97 1E6
C8 21 97 0.318E-15
G8 97 21 20 22 1E-6
*
* OUTPUT STAGE
*
ISY 99 50 5.05E-3
R13 22 99 16.67E3
R14 22 50 16.67E3
R15 27 99 60
R16 27 50 60
L2 27 28 1E-8
G9 25 50 21 27 16.67E-3
G10 26 50 27 21 16.67E-3
G11 27 99 99 21 16.67E-3
G12 50 27 21 50 16.67E-3
V5 23 27 1.35
V6 27 24 1.35
D5 21 23 DX
D6 24 21 DX
D7 99 25 DX
D8 99 26 DX
D9 50 25 DY
D10 50 26 DY
*
* MODELS USED
*
.MODEL QN NPN(BF=1E9 IS=1E-15 VAF=16.3E3)
.MODEL QP PNP(BF=1E9 IS=1E-15 VAF=16.3E3)
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-15 BV=50)
.ENDS
* AD846S SPICE Macro-model 1/91, Rev. A
* JCB / PMI
*
* This version of the AD846 model simulates the worst case
* parameters of the 'S' grade. The worst case parameters
* used correspond to those in the data sheet.
*
* Copyright 1990 by Analog Devices, Inc.
*
* Refer to "README.DOC" file for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* Node assignments
* non-inverting input
* | inverting input
* | | positive supply
* | | | negative supply
* | | | | output
* | | | | | compensation pin
* | | | | | |
.SUBCKT AD846S 1 2 99 50 28 12
*
* INPUT STAGE
*
R1 99 8 1E3
R2 10 50 1E3
V1 99 9 1.7
D1 9 8 DX
V2 11 50 1.7
D2 10 11 DX
I1 99 5 275E-6
I2 4 50 275E-6
Q1 50 3 5 QP
Q2 99 3 4 QN
Q3 8 6 30 QN
Q4 10 7 30 QP
R3 5 6 300E3
R4 4 7 300E3
*
* INPUT ERROR SOURCES
*
GB1 99 1 POLY(1) 1 22 15E-6 15E-9
GB2 99 30 POLY(1) 1 22 450E-9 10E-9
VOS 3 1 200E-6
LS1 30 2 50E-9
CS1 99 2 2.0E-12
CS2 99 1 2.0E-12
*
EREF 97 0 22 0 1
*
* TRANSCONDUCTANCE STAGE
*
R5 12 97 100E6
C3 12 97 5.5E-12
G1 97 12 99 8 1E-3
G2 12 97 10 50 1E-3
V3 99 13 5.0
V4 14 50 5.0
D3 12 13 DX
D4 14 12 DX
*
* POLE AT 100 MHZ
*
R8 17 97 1E6
C4 17 97 1.59E-15
G4 97 17 12 22 1E-6
*
* POLE AT 100 MHZ
*
R9 18 97 1E6
C5 18 97 1.59E-15
G5 97 18 17 22 1E-6
*
* POLE AT 200 MHZ
*
R10 19 97 1E6
C6 19 97 0.795E-15
G6 97 19 18 22 1E-6
*
* POLE AT 500 MHZ
*
R11 20 97 1E6
C7 20 97 0.318E-15
G7 97 20 19 22 1E-6
*
* POLE AT 500 MHZ
*
R12 21 97 1E6
C8 21 97 0.318E-15
G8 97 21 20 22 1E-6
*
* OUTPUT STAGE
*
ISY 99 50 5.55E-3
R13 22 99 16.67E3
R14 22 50 16.67E3
R15 27 99 60
R16 27 50 60
L2 27 28 1E-8
G9 25 50 21 27 16.67E-3
G10 26 50 27 21 16.67E-3
G11 27 99 99 21 16.67E-3
G12 50 27 21 50 16.67E-3
V5 23 27 1.35
V6 27 24 1.35
D5 21 23 DX
D6 24 21 DX
D7 99 25 DX
D8 99 26 DX
D9 50 25 DY
D10 50 26 DY
*
* MODELS USED
*
.MODEL QN NPN(BF=1E9 IS=1E-15 VAF=16.3E3)
.MODEL QP PNP(BF=1E9 IS=1E-15 VAF=16.3E3)
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-15 BV=50)
.ENDS
* AD705 SPICE Macro-model 9/91, Rev. B
* AAG / PMI
*
* Revision History:
* REV B
* Updated op amp architecture
*
* Refer to "README.DOC" file for License Statement.
* Use of this model indicates your acceptance with
* the terms and provisions in the License Statement.
*
* Node assignments
* non-inverting input
* | inverting input
* | | positive supply
* | | | negative supply
* | | | | output
* | | | | | compensation
* | | | | | |
.SUBCKT AD705 1 2 99 50 28 12
*
* INPUT STAGE & POLE AT 3 MHz
*
IOS 1 2 DC 15E-12
CIN 1 2 2E-12
R1 2 3 8.8421E8
R2 1 3 8.8421E8
EOS 9 1 POLY(1) 16 22 10E-6 1
D1 2 9 DX
D2 9 2 DX
Q1 5 2 10 QX
Q2 6 9 11 QX
R3 99 5 1.05E3
R4 99 6 1.05E3
C2 5 6 25.263E-12
R5 10 4 26.369
R6 11 4 26.369
I1 4 50 50.526E-6
*
* GAIN STAGE & DOMINANT POLE AT 0.45 HZ
*
EREF 98 0 22 0 1
G1 98 12 5 6 952.38E-6
R7 12 98 1.05E9
C3 12 98 336.84E-12
V1 99 13 DC 1.3375
D3 12 13 DX
V2 14 50 DC 1.3375
D4 14 12 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 500 HZ
*
ECM 15 98 3 22 251.19E-3
RCM1 15 16 1E6
CCM 15 16 318.31E-12
RCM2 16 98 1
*
* ZERO-POLE PAIR AT 165 kHz / 430 kHz
*
GZP1 98 17 12 22 1E-6
RZP1 17 18 1E6
RZP2 18 98 1.6061E6
LZP 18 98 594.45E-3
*
* NEGATIVE ZERO AT -3 MHz
*
ENZ 19 98 17 22 1E6
RNZ1 19 20 1
CNZ 19 20 -53.052E-9
RNZ2 20 98 1E-6
*
* POLE AT 10 MHz
*
G2 98 21 20 22 1E-6
R8 21 98 1E6
C4 21 98 15.915E-15
*
* OUTPUT STAGE
*
IDC 99 50 DC 314.47E-6
RDC1 99 22 1E6
RDC2 22 50 1E6
DO1 99 23 DX
GO1 23 50 27 21 2E-3
DO2 50 23 DY
DO3 99 24 DX
GO2 24 50 21 27 2E-3
DO4 50 24 DY
VSC1 25 27 3.15
DSC1 21 25 DX
VSC2 27 26 3.15
DSC2 26 21 DX
GO3 27 99 99 21 2E-3
GO4 50 27 21 50 2E-3
RO1 99 27 500
RO2 27 50 500
LO 27 28 265E-9
*
* MODELS USED
*
.MODEL QX NPN(BF=8.4205E5)
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-15 BV=50)
.ENDS AD705
* AD705A SPICE Macro-model 9/91, Rev. B
* AAG / PMI
*
* This version of the AD705 model simulates the worst case
* parameters of the 'A' grade. The worst case parameters
* used correspond to those in the data sheet.
*
* Revision History:
* REV B
* Updated op amp architecture
*
* Refer to "README.DOC" file for License Statement.
* Use of this model indicates your acceptance with
* the terms and provisions in the License Statement.
*
* Node assignments
* non-inverting input
* | inverting input
* | | positive supply
* | | | negative supply
* | | | | output
* | | | | | compensation
* | | | | | |
.SUBCKT AD705A 1 2 99 50 31 15
*
* INPUT STAGE & POLE AT 3 MHz
*
IOS 1 2 DC 75E-12
CIN 1 2 2E-12
R1 2 3 1.724E8
R2 1 3 1.724E8
EOS 9 1 POLY(1) 19 25 90E-6 1
D1 2 9 DX
D2 9 2 DX
Q1 5 2 4 QX
Q2 6 9 4 QX
R3 99 5 1.5354E3
R4 99 6 1.5354E3
C2 5 6 17.276E-12
I1 4 50 33.684E-6
*
* FIRST GAIN STAGE
*
EREF 98 0 25 0 1
G1 98 12 5 6 56.548E-6
R7 12 98 1.5E6
E1 99 13 POLY(1) 99 25 -2.4 1
D3 12 13 DX
E2 14 50 POLY(1) 25 50 -2.4 1
D4 14 12 DX
*
* SECOND GAIN STAGE & DOMINANT POLE AT 2.25 HZ
*
G2 98 15 12 25 11.228E-6
R8 15 98 210E6
C3 15 98 336.84E-12
V1 99 16 DC 2.3625
D5 15 16 DX
V2 17 50 DC 2.3625
D6 17 15 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 6.3 kHz
*
ECM 18 98 3 25 3.1623
RCM1 18 19 1E6
CCM 18 19 25.165E-12
RCM2 19 98 1
*
* ZERO-POLE PAIR AT 165 kHz / 430 kHz
*
GZP 98 20 15 25 1E-6
RZP1 20 21 1E6
RZP2 21 98 1.6061E6
LZP 21 98 594.45E-3
*
* NEGATIVE ZERO AT -3 MHz
*
ENZ 22 98 20 25 1E6
RNZ1 22 23 1
CNZ 22 23 -53.052E-9
RNZ2 23 98 1E-6
*
* POLE AT 10 MHz
*
G3 98 24 23 25 1E-6
R9 24 98 1E6
C5 24 98 15.915E-15
*
* OUTPUT STAGE
*
IDC 99 50 DC 551.32E-6
RDC1 99 25 1E6
RDC2 25 50 1E6
DO1 99 26 DX
GO1 26 50 30 24 2E-3
DO2 50 26 DY
DO3 99 27 DX
GO2 27 50 24 30 2E-3
DO4 50 27 DY
VSC1 28 30 DC 3.15
DSC1 24 28 DX
VSC2 30 29 DC 3.15
DSC2 29 24 DX
GO3 30 99 99 24 2E-3
GO4 50 30 24 50 2E-3
RO1 99 30 500
RO2 30 50 500
LO 30 31 265E-9
*
* MODELS USED
*
.MODEL QX NPN(BF=1.1228E5)
.MODEL DX D(IS=1E-15)
.MODEL DY D(IS=1E-15 BV=50)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -