复件 view.vhd

计时显示电路,6片七段数码管显示

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY view IS
	--GENERIC(__parameter_name : string :=  __default_value;
	--        __parameter_name : integer:=  __default_value);
	PORT(a5,a4,a3,a2,a1,a0   : BUFFER	STD_LOGIC_VECTOR(3 DOWNTO 0);
		 clk		         : BUFFER   STD_LOGIC;
		 dsl	             : BUFFER	STD_LOGIC_VECTOR(6 DOWNTO 0);
		 wsl	             : BUFFER	STD_LOGIC_VECTOR(5 DOWNTO 0));
END view;
ARCHITECTURE a OF view IS
	COMPONENT fpq
	PORT(q1         : BUFFER   STD_LOGIC);
END COMPONENT fpq;
	SIGNAL cnt : INTEGER RANGE 0 TO 86400;
	SIGNAL sa5,sa4,sa3,sa2,sa1,sa0   : STD_LOGIC_VECTOR(3 DOWNTO 0);
	SIGNAL sdsl : STD_LOGIC_VECTOR(6 DOWNTO 0);
BEGIN
p1:PROCESS(cnt)
	BEGIN
		CASE cnt IS
			WHEN 0 => wsl <="000001";sa0<="0001";
			WHEN 10 => wsl <="000010";sa1<="0001";
			WHEN 60 => wsl <="000100";sa2<="0001";
			WHEN 600 => wsl <="001000";sa3<="0001";
			WHEN 3600 => wsl <="010000";sa4<="0001";
			WHEN 14400 => wsl <="100000";sa5<="0001";
			WHEN OTHERS=>NULL;
		END CASE;
	END PROCESS p1;
p2:PROCESS(clk)
	BEGIN
		IF(clk'EVENT AND clk='1') THEN
			cnt<=cnt+1;
		END IF;
	END PROCESS p2;
p3:PROCESS(wsl)
	BEGIN
		CASE wsl IS
			WHEN "000001" => CASE sa0 IS
								WHEN "0000" => sdsl <= "1111110";
								WHEN "0001" => sdsl <= "0110000";
								WHEN "0010" => sdsl <= "1101101";
								WHEN "0011" => sdsl <= "1111001";
								WHEN "0100" => sdsl <= "0110011";
								WHEN "0101" => sdsl <= "1011011";
								WHEN "0110" => sdsl <= "1010000";
								WHEN "0111" => sdsl <= "1110000";
								WHEN "1000" => sdsl <= "1111111";
								WHEN "1001" => sdsl <= "0110001";
								WHEN OTHERS=>NULL;
							 END CASE;
			WHEN "000010" => CASE sa1 IS
								WHEN "0000" => sdsl <= "1111110";
								WHEN "0001" => sdsl <= "0110000";
								WHEN "0010" => sdsl <= "1101101";
								WHEN "0011" => sdsl <= "1111001";
								WHEN "0100" => sdsl <= "0110011";
								WHEN "0101" => sdsl <= "1011011";
								WHEN OTHERS=>NULL;
							 END CASE;
			WHEN "000100" => CASE sa2 IS
								WHEN "0000" => sdsl <= "1111110";
								WHEN "0001" => sdsl <= "0110000";
								WHEN "0010" => sdsl <= "1101101";
								WHEN "0011" => sdsl <= "1111001";
								WHEN "0100" => sdsl <= "0110011";
								WHEN "0101" => sdsl <= "1011011";
								WHEN "0110" => sdsl <= "1010000";
								WHEN "0111" => sdsl <= "1110000";
								WHEN "1000" => sdsl <= "1111111";
								WHEN "1001" => sdsl <= "0110001";
								WHEN OTHERS=>NULL;
							 END CASE;
			WHEN "001000" => CASE sa3 IS
								WHEN "0000" => sdsl <= "1111110";
								WHEN "0001" => sdsl <= "0110000";
								WHEN "0010" => sdsl <= "1101101";
								WHEN "0011" => sdsl <= "1111001";
								WHEN "0100" => sdsl <= "0110011";
								WHEN "0101" => sdsl <= "1011011";
								WHEN OTHERS=>NULL;
							 END CASE;
			WHEN "010000" => CASE sa4 IS
								WHEN "0000" => sdsl <= "1111110";
								WHEN "0001" => sdsl <= "0110000";
								WHEN "0010" => sdsl <= "1101101";
								WHEN "0011" => sdsl <= "1111001";
								WHEN OTHERS=>NULL;
							 END CASE;
			WHEN "100000" => CASE sa5 IS
								WHEN "0000" => sdsl <= "1111110";
								WHEN "0001" => sdsl <= "0110000";
								WHEN "0010" => sdsl <= "1101101";
								WHEN OTHERS=>NULL;
							 END CASE;
			WHEN OTHERS => NULL;
		END CASE;
	END PROCESS p3;
u1:fpq PORT MAP(q1=>clk);
dsl<=sdsl;a5<=sa5;a4<=sa4;a3<=sa3;a2<=sa2;a1<=sa1;a0<=sa0;
END a;