📄 7seg.rpt
字号:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register
Device-Specific Information: e:\traffic\7seg.rpt
7seg
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
B: 2/ 96( 2%) 5/ 48( 10%) 2/ 48( 4%) 0/16( 0%) 8/16( 50%) 0/16( 0%)
C: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
04: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
12: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
13: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
14: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
15: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
16: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
17: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
18: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
19: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
20: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
21: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
23: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
24: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
EA: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
Device-Specific Information: e:\traffic\7seg.rpt
7seg
** EQUATIONS **
i0 : INPUT;
i1 : INPUT;
i2 : INPUT;
i3 : INPUT;
-- Node name is 'a' from file "7seg.tdf" line 9, column 12
-- Equation name is 'a', type is output
a = _LC1_B4;
-- Node name is 'b' from file "7seg.tdf" line 9, column 14
-- Equation name is 'b', type is output
b = _LC8_B16;
-- Node name is 'c' from file "7seg.tdf" line 9, column 16
-- Equation name is 'c', type is output
c = !_LC6_B4;
-- Node name is 'd' from file "7seg.tdf" line 9, column 18
-- Equation name is 'd', type is output
d = _LC3_B4;
-- Node name is 'dp' from file "7seg.tdf" line 9, column 26
-- Equation name is 'dp', type is output
dp = _LC8_B4;
-- Node name is 'e' from file "7seg.tdf" line 9, column 20
-- Equation name is 'e', type is output
e = _LC2_B4;
-- Node name is 'f' from file "7seg.tdf" line 9, column 22
-- Equation name is 'f', type is output
f = _LC4_B4;
-- Node name is 'g' from file "7seg.tdf" line 9, column 24
-- Equation name is 'g', type is output
g = _LC6_B16;
-- Node name is ':59' from file "7seg.tdf" line 12, column 1
-- Equation name is '_LC6_B4', type is buried
!_LC6_B4 = _LC6_B4~NOT;
_LC6_B4~NOT = LCELL( _EQ001);
_EQ001 = !i0 & i1 & !i2 & !i3;
-- Node name is ':81' from file "7seg.tdf" line 14, column 9
-- Equation name is '_LC1_B4', type is buried
_LC1_B4 = LCELL( _EQ002);
_EQ002 = i0 & !i1 & !i2 & !i3
# !i0 & !i1 & i2 & !i3;
-- Node name is '~92~1' from file "7seg.tdf" line 15, column 1
-- Equation name is '~92~1', location is LC1_B16, type is buried.
-- synthesized logic cell
_LC1_B16 = LCELL( _EQ003);
_EQ003 = i0 & i2 & !i3;
-- Node name is '~102~1' from file "7seg.tdf" line 16, column 1
-- Equation name is '~102~1', location is LC2_B16, type is buried.
-- synthesized logic cell
_LC2_B16 = LCELL( _EQ004);
_EQ004 = !i0 & i2 & !i3;
-- Node name is ':104' from file "7seg.tdf" line 16, column 11
-- Equation name is '_LC8_B16', type is buried
_LC8_B16 = LCELL( _EQ005);
_EQ005 = !i1 & _LC1_B16
# i1 & _LC2_B16;
-- Node name is ':114' from file "7seg.tdf" line 17, column 15
-- Equation name is '_LC3_B4', type is buried
_LC3_B4 = LCELL( _EQ006);
_EQ006 = _LC1_B4
# i1 & _LC1_B16;
-- Node name is ':118' from file "7seg.tdf" line 17, column 19
-- Equation name is '_LC4_B4', type is buried
_LC4_B4 = LCELL( _EQ007);
_EQ007 = i1 & !i2 & !i3
# i0 & !i2 & !i3
# i0 & i1 & !i3;
-- Node name is ':120' from file "7seg.tdf" line 17, column 21
-- Equation name is '_LC6_B16', type is buried
_LC6_B16 = LCELL( _EQ008);
_EQ008 = i0 & i1 & i2 & !i3
# !i1 & !i2 & !i3;
-- Node name is ':135' from file "7seg.tdf" line 19, column 17
-- Equation name is '_LC2_B4', type is buried
_LC2_B4 = LCELL( _EQ009);
_EQ009 = !i1 & _LC1_B16
# _LC3_B4
# _LC5_B4;
-- Node name is '~137~1' from file "7seg.tdf" line 19, column 23
-- Equation name is '~137~1', location is LC5_B4, type is buried.
-- synthesized logic cell
_LC5_B4 = LCELL( _EQ010);
_EQ010 = i0 & i1 & !i2 & !i3
# i0 & !i1 & !i2 & i3;
-- Node name is '~137~2' from file "7seg.tdf" line 19, column 23
-- Equation name is '~137~2', location is LC7_B4, type is buried.
-- synthesized logic cell
_LC7_B4 = LCELL( _EQ011);
_EQ011 = !i0 & !i1 & !i2
# i0 & !i1 & i2 & !i3
# !i0 & i1 & !i3
# !i0 & !i2 & !i3;
-- Node name is ':137' from file "7seg.tdf" line 19, column 23
-- Equation name is '_LC8_B4', type is buried
_LC8_B4 = LCELL( _EQ012);
_EQ012 = _LC3_B4
# _LC5_B4
# _LC7_B4;
Project Information e:\traffic\7seg.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'ACEX1K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:01
Fitter 00:00:00
Timing SNF Extractor 00:00:00
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:02
Memory Allocated
-----------------
Peak memory allocated during compilation = 15,903K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -