📄 frequent1.v
字号:
module frequent1(qout,cout,signal,clk,rst);
output[31:0] qout;
output cout;
input signal,clk,rst;
reg[31:0] qout;
reg cout;
//reg[31:0] din;
wire[31:0] din;
//wire
fre_ctr ctr1(clk,rst,count_en,count_clr,load);
count10 c1(din,cout,count_en,count_clr,signal);
//not n1(notout,clk);
//a1(andout,notout,load);
latch_32 l1(qout,din,load);//andout
endmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -