part6.fit.rpt

This codes is one of my univ projects I ve been working on for 3months. I d like to share it and mak

; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Maximum number of global clocks allowed                            ; -1                             ; -1                             ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Placement               ;                    ;
;     -- Requested        ; 0 / 495 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 495 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                         ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+
; Partition Name       ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents             ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+
; Top                  ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                      ;
; sld_hub:sld_hub_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; sld_hub:sld_hub_inst ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                   ;
+----------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name       ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------------+---------+-------------------+-------------------------+-------------------+
; Top                  ; 338     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:sld_hub_inst ; 157     ; 0                 ; N/A                     ; Source File       ;
+----------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Sophy/Desktop/LAB_8/part6/part6.pin.


+-----------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                     ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Total logic elements                        ; 327 / 33,216 ( < 1 % )              ;
;     -- Combinational with no register       ; 175                                 ;
;     -- Register only                        ; 30                                  ;
;     -- Combinational with a register        ; 122                                 ;
;                                             ;                                     ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 151                                 ;
;     -- 3 input functions                    ; 70                                  ;
;     -- <=2 input functions                  ; 76                                  ;
;     -- Register only                        ; 30                                  ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 262                                 ;
;     -- arithmetic mode                      ; 35                                  ;
;                                             ;                                     ;
; Total registers*                            ; 152 / 34,593 ( < 1 % )              ;
;     -- Dedicated logic registers            ; 152 / 33,216 ( < 1 % )              ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )                   ;
;                                             ;                                     ;
; Total LABs:  partially or completely used   ; 30 / 2,076 ( 1 % )                  ;
; User inserted logic elements                ; 0                                   ;
; Virtual pins                                ; 0                                   ;
; I/O pins                                    ; 37 / 475 ( 8 % )                    ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )                      ;
; Global signals                              ; 8                                   ;
; M4Ks                                        ; 1 / 105 ( < 1 % )                   ;
; Total block memory bits                     ; 512 / 483,840 ( < 1 % )             ;
; Total block memory implementation bits      ; 4,608 / 483,840 ( < 1 % )           ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )                      ;
; PLLs                                        ; 0 / 4 ( 0 % )                       ;