⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 top.tan.rpt

📁 基于FPGA有限状态机的数据采集系统
💻 RPT
📖 第 1 页 / 共 5 页
字号:
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clkin           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk_cpu         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkin'                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                  ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 214.59 MHz ( period = 4.660 ns )                    ; addre:inst1|count[4]  ; addre:inst1|count[16]     ; clkin      ; clkin    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; 215.05 MHz ( period = 4.650 ns )                    ; addre:inst1|count[6]  ; addre:inst1|count[16]     ; clkin      ; clkin    ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; 216.31 MHz ( period = 4.623 ns )                    ; addre:inst1|count[4]  ; addre:inst1|count[8]      ; clkin      ; clkin    ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; addre:inst1|count[6]  ; addre:inst1|count[8]      ; clkin      ; clkin    ; None                        ; None                      ; 4.352 ns                ;
; N/A                                     ; 217.06 MHz ( period = 4.607 ns )                    ; addre:inst1|count[5]  ; addre:inst1|count[16]     ; clkin      ; clkin    ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; addre:inst1|count[8]  ; addre:inst1|count[16]     ; clkin      ; clkin    ; None                        ; None                      ; 4.326 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; addre:inst1|count[5]  ; addre:inst1|count[8]      ; clkin      ; clkin    ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 219.11 MHz ( period = 4.564 ns )                    ; addre:inst1|count[4]  ; addre:inst1|count[12]     ; clkin      ; clkin    ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 219.59 MHz ( period = 4.554 ns )                    ; addre:inst1|count[6]  ; addre:inst1|count[12]     ; clkin      ; clkin    ; None                        ; None                      ; 4.293 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; addre:inst1|count[5]  ; addre:inst1|count[12]     ; clkin      ; clkin    ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; 222.57 MHz ( period = 4.493 ns )                    ; addre:inst1|count[4]  ; addre:inst1|count[9]      ; clkin      ; clkin    ; None                        ; None                      ; 4.232 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; addre:inst1|count[8]  ; addre:inst1|count[12]     ; clkin      ; clkin    ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 223.06 MHz ( period = 4.483 ns )                    ; addre:inst1|count[6]  ; addre:inst1|count[9]      ; clkin      ; clkin    ; None                        ; None                      ; 4.222 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; addre:inst1|count[4]  ; addre:inst1|count[14]     ; clkin      ; clkin    ; None                        ; None                      ; 4.221 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; addre:inst1|count[6]  ; addre:inst1|count[14]     ; clkin      ; clkin    ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 223.71 MHz ( period = 4.470 ns )                    ; addre:inst1|count[4]  ; addre:inst1|count[6]      ; clkin      ; clkin    ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 225.23 MHz ( period = 4.440 ns )                    ; addre:inst1|count[5]  ; addre:inst1|count[9]      ; clkin      ; clkin    ; None                        ; None                      ; 4.179 ns                ;
; N/A                                     ; 225.78 MHz ( period = 4.429 ns )                    ; addre:inst1|count[5]  ; addre:inst1|count[14]     ; clkin      ; clkin    ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 226.04 MHz ( period = 4.424 ns )                    ; addre:inst1|count[7]  ; addre:inst1|count[16]     ; clkin      ; clkin    ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; 226.24 MHz ( period = 4.420 ns )                    ; addre:inst1|count[8]  ; addre:inst1|count[9]      ; clkin      ; clkin    ; None                        ; None                      ; 4.159 ns                ;
; N/A                                     ; 226.40 MHz ( period = 4.417 ns )                    ; addre:inst1|count[5]  ; addre:inst1|count[6]      ; clkin      ; clkin    ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; addre:inst1|count[8]  ; addre:inst1|count[14]     ; clkin      ; clkin    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; addre:inst1|count[7]  ; addre:inst1|count[8]      ; clkin      ; clkin    ; None                        ; None                      ; 4.122 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; addre:inst1|count[7]  ; addre:inst1|count[12]     ; clkin      ; clkin    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 231.32 MHz ( period = 4.323 ns )                    ; addre:inst1|count[14] ; addre:inst1|count[6]      ; clkin      ; clkin    ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 234.91 MHz ( period = 4.257 ns )                    ; addre:inst1|count[7]  ; addre:inst1|count[9]      ; clkin      ; clkin    ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; 235.52 MHz ( period = 4.246 ns )                    ; addre:inst1|count[7]  ; addre:inst1|count[14]     ; clkin      ; clkin    ; None                        ; None                      ; 3.985 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; addre:inst1|count[4]  ; addre:inst1|count[7]      ; clkin      ; clkin    ; None                        ; None                      ; 3.964 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; addre:inst1|count[4]  ; addre:inst1|count[15]     ; clkin      ; clkin    ; None                        ; None                      ; 3.956 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; addre:inst1|count[6]  ; addre:inst1|count[7]      ; clkin      ; clkin    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 237.70 MHz ( period = 4.207 ns )                    ; addre:inst1|count[6]  ; addre:inst1|count[15]     ; clkin      ; clkin    ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; addre:inst1|count[5]  ; addre:inst1|count[7]      ; clkin      ; clkin    ; None                        ; None                      ; 3.911 ns                ;

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -