📄 jtd.rpt
字号:
Project Information d:\eda\jhj\jtd.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 05/17/2009 13:07:01
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
jtd EP1K30QC208-3 3 22 0 0 0 % 114 6 %
User Pins: 3 22 0
Project Information d:\eda\jhj\jtd.rpt
** PROJECT TIMING MESSAGES **
Warning: Timing characteristics of device EP1K30QC208-3 are preliminary
Project Information d:\eda\jhj\jtd.rpt
** FILE HIERARCHY **
|fredevider:36|
|fredevider:36|lpm_add_sub:121|
|fredevider:36|lpm_add_sub:121|addcore:adder|
|fredevider:36|lpm_add_sub:121|altshift:result_ext_latency_ffs|
|fredevider:36|lpm_add_sub:121|altshift:carry_ext_latency_ffs|
|fredevider:36|lpm_add_sub:121|altshift:oflow_ext_latency_ffs|
|counter:44|
|counter:44|lpm_add_sub:160|
|counter:44|lpm_add_sub:160|addcore:adder|
|counter:44|lpm_add_sub:160|altshift:result_ext_latency_ffs|
|counter:44|lpm_add_sub:160|altshift:carry_ext_latency_ffs|
|counter:44|lpm_add_sub:160|altshift:oflow_ext_latency_ffs|
|fenwei:46|
|fenwei:46|lpm_add_sub:344|
|fenwei:46|lpm_add_sub:344|addcore:adder|
|fenwei:46|lpm_add_sub:344|altshift:result_ext_latency_ffs|
|fenwei:46|lpm_add_sub:344|altshift:carry_ext_latency_ffs|
|fenwei:46|lpm_add_sub:344|altshift:oflow_ext_latency_ffs|
|fenwei:46|lpm_add_sub:388|
|fenwei:46|lpm_add_sub:388|addcore:adder|
|fenwei:46|lpm_add_sub:388|altshift:result_ext_latency_ffs|
|fenwei:46|lpm_add_sub:388|altshift:carry_ext_latency_ffs|
|fenwei:46|lpm_add_sub:388|altshift:oflow_ext_latency_ffs|
|fenwei:46|lpm_add_sub:432|
|fenwei:46|lpm_add_sub:432|addcore:adder|
|fenwei:46|lpm_add_sub:432|altshift:result_ext_latency_ffs|
|fenwei:46|lpm_add_sub:432|altshift:carry_ext_latency_ffs|
|fenwei:46|lpm_add_sub:432|altshift:oflow_ext_latency_ffs|
|fenwei:46|lpm_add_sub:476|
|fenwei:46|lpm_add_sub:476|addcore:adder|
|fenwei:46|lpm_add_sub:476|altshift:result_ext_latency_ffs|
|fenwei:46|lpm_add_sub:476|altshift:carry_ext_latency_ffs|
|fenwei:46|lpm_add_sub:476|altshift:oflow_ext_latency_ffs|
|fenwei:46|lpm_add_sub:520|
|fenwei:46|lpm_add_sub:520|addcore:adder|
|fenwei:46|lpm_add_sub:520|altshift:result_ext_latency_ffs|
|fenwei:46|lpm_add_sub:520|altshift:carry_ext_latency_ffs|
|fenwei:46|lpm_add_sub:520|altshift:oflow_ext_latency_ffs|
|fenwei:46|lpm_add_sub:564|
|fenwei:46|lpm_add_sub:564|addcore:adder|
|fenwei:46|lpm_add_sub:564|altshift:result_ext_latency_ffs|
|fenwei:46|lpm_add_sub:564|altshift:carry_ext_latency_ffs|
|fenwei:46|lpm_add_sub:564|altshift:oflow_ext_latency_ffs|
|fenwei2:47|
|fenwei2:47|lpm_add_sub:344|
|fenwei2:47|lpm_add_sub:344|addcore:adder|
|fenwei2:47|lpm_add_sub:344|altshift:result_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:344|altshift:carry_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:344|altshift:oflow_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:388|
|fenwei2:47|lpm_add_sub:388|addcore:adder|
|fenwei2:47|lpm_add_sub:388|altshift:result_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:388|altshift:carry_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:388|altshift:oflow_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:432|
|fenwei2:47|lpm_add_sub:432|addcore:adder|
|fenwei2:47|lpm_add_sub:432|altshift:result_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:432|altshift:carry_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:432|altshift:oflow_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:476|
|fenwei2:47|lpm_add_sub:476|addcore:adder|
|fenwei2:47|lpm_add_sub:476|altshift:result_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:476|altshift:carry_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:476|altshift:oflow_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:520|
|fenwei2:47|lpm_add_sub:520|addcore:adder|
|fenwei2:47|lpm_add_sub:520|altshift:result_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:520|altshift:carry_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:520|altshift:oflow_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:564|
|fenwei2:47|lpm_add_sub:564|addcore:adder|
|fenwei2:47|lpm_add_sub:564|altshift:result_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:564|altshift:carry_ext_latency_ffs|
|fenwei2:47|lpm_add_sub:564|altshift:oflow_ext_latency_ffs|
|countroller:49|
|countroller:49|lpm_add_sub:261|
|countroller:49|lpm_add_sub:261|addcore:adder|
|countroller:49|lpm_add_sub:261|altshift:result_ext_latency_ffs|
|countroller:49|lpm_add_sub:261|altshift:carry_ext_latency_ffs|
|countroller:49|lpm_add_sub:261|altshift:oflow_ext_latency_ffs|
|countroller:49|lpm_add_sub:314|
|countroller:49|lpm_add_sub:314|addcore:adder|
|countroller:49|lpm_add_sub:314|altshift:result_ext_latency_ffs|
|countroller:49|lpm_add_sub:314|altshift:carry_ext_latency_ffs|
|countroller:49|lpm_add_sub:314|altshift:oflow_ext_latency_ffs|
|countroller:49|lpm_add_sub:367|
|countroller:49|lpm_add_sub:367|addcore:adder|
|countroller:49|lpm_add_sub:367|altshift:result_ext_latency_ffs|
|countroller:49|lpm_add_sub:367|altshift:carry_ext_latency_ffs|
|countroller:49|lpm_add_sub:367|altshift:oflow_ext_latency_ffs|
|countroller:49|lpm_add_sub:656|
|countroller:49|lpm_add_sub:656|addcore:adder|
|countroller:49|lpm_add_sub:656|altshift:result_ext_latency_ffs|
|countroller:49|lpm_add_sub:656|altshift:carry_ext_latency_ffs|
|countroller:49|lpm_add_sub:656|altshift:oflow_ext_latency_ffs|
|countroller:49|lpm_add_sub:709|
|countroller:49|lpm_add_sub:709|addcore:adder|
|countroller:49|lpm_add_sub:709|altshift:result_ext_latency_ffs|
|countroller:49|lpm_add_sub:709|altshift:carry_ext_latency_ffs|
|countroller:49|lpm_add_sub:709|altshift:oflow_ext_latency_ffs|
|countroller:49|lpm_add_sub:762|
|countroller:49|lpm_add_sub:762|addcore:adder|
|countroller:49|lpm_add_sub:762|altshift:result_ext_latency_ffs|
|countroller:49|lpm_add_sub:762|altshift:carry_ext_latency_ffs|
|countroller:49|lpm_add_sub:762|altshift:oflow_ext_latency_ffs|
Device-Specific Information: d:\eda\jhj\jtd.rpt
jtd
***** Logic for device 'jtd' compiled without errors.
Device: EP1K30QC208-3
ACEX 1K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R
E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E
S S S S S S S V S S S S S S S S S S S S S V S S S S S S S S S S S S S S S S S S S S S
E E E E E E E C E E E E E E V E E E E E E E C E E V E E E E E E E E E E E V E E E E E E E E
R R R R R R R C R R R R R R C R R R R R R R C H R R C R R R R R R R R R R R C R R R R R R R R
V V V V V V V I V V V V V V C V V V V V G V V I O G G G V V C V V V V V V G V V V V V C V V V V V V V V
E E E E E E E N E E E E E E I E E E E E N E E N L N N N E E I E E E E E E N E E E E E I E E E E E E E E
D D D D D D D T D D D D D D O D D D D D D D D T D D D D D D O D D D D D D D D D D D D O D D D D D D D D
----------------------------------------------------------------------------------------------------------_
/ 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158 |_
/ 207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157 |
#TCK | 1 156 | ^DATA0
^CONF_DONE | 2 155 | ^DCLK
^nCEO | 3 154 | ^nCE
#TDO | 4 153 | #TDI
VCCIO | 5 152 | VCCINT
GND | 6 151 | GND
D0 | 7 150 | REDA
YELLOWA | 8 149 | REDB
GREENA | 9 148 | GREENB
B0 | 10 147 | YELLOWB
C3 | 11 146 | VCCIO
A3 | 12 145 | GND
RESERVED | 13 144 | RESERVED
RESERVED | 14 143 | RESERVED
RESERVED | 15 142 | RESERVED
RESERVED | 16 141 | RESERVED
RESERVED | 17 140 | RESERVED
RESERVED | 18 139 | RESERVED
RESERVED | 19 138 | VCCIO
GND | 20 137 | GND
VCCINT | 21 136 | B1
VCCIO | 22 135 | B2
GND | 23 134 | B3
RESERVED | 24 133 | A0
C2 | 25 132 | A1
D3 | 26 131 | A2
RESERVED | 27 EP1K30QC208-3 130 | VCCINT
RESERVED | 28 129 | GND
RESERVED | 29 128 | C0
RESERVED | 30 127 | C1
RESERVED | 31 126 | D1
GND | 32 125 | D2
VCCINT | 33 124 | VCCINT
VCCIO | 34 123 | GND
GND | 35 122 | RESERVED
RESERVED | 36 121 | RESERVED
RESERVED | 37 120 | RESERVED
RESERVED | 38 119 | RESERVED
RESERVED | 39 118 | VCCIO
RESERVED | 40 117 | GND
RESERVED | 41 116 | RESERVED
VCCIO | 42 115 | RESERVED
GND | 43 114 | RESERVED
RESERVED | 44 113 | RESERVED
RESERVED | 45 112 | RESERVED
RESERVED | 46 111 | RESERVED
RESERVED | 47 110 | VCCIO
VCCINT | 48 109 | GND
GND | 49 108 | ^MSEL0
#TMS | 50 107 | ^MSEL1
#TRST | 51 106 | VCCINT
^nSTATUS | 52 105 | ^nCONFIG
| 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 _|
\ 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 |
\-----------------------------------------------------------------------------------------------------------
R R R R R R G R R R R R R V R R R R R V R R R G V G C R G G R V R R R R R R V R R R R R R V R R R R R R
E E E E E E N E E E E E E C E E E E E C E E E N C N L E N N E C E E E E E E C E E E E E E C E E E E E E
S S S S S S D S S S S S S C S S S S S C S S S D C D K S D D S C S S S S S S C S S S S S S C S S S S S S
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -