📄 countroller.rpt
字号:
-- Node name is ':22'
-- Equation name is '_LC1_B23', type is buried
_LC1_B23 = DFFE( _EQ018, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ018 = !Hold & _LC3_B23
# Hold & _LC1_B23;
-- Node name is ':24'
-- Equation name is '_LC4_B2', type is buried
_LC4_B2 = DFFE( _EQ019, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ019 = CountNum5 & CountNum6 & !_LC3_B2
# _LC7_B2;
-- Node name is ':26'
-- Equation name is '_LC2_B12', type is buried
_LC2_B12 = DFFE( _EQ020, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ020 = _LC2_B2 & _LC3_B12
# _LC6_B12;
-- Node name is ':28'
-- Equation name is '_LC1_B4', type is buried
_LC1_B4 = DFFE( _EQ021, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ021 = CountNum4 & !_LC1_B2 & _LC2_B8
# !CountNum4 & !_LC1_B2 & !_LC2_B8
# _LC1_B2 & _LC8_B4;
-- Node name is ':30'
-- Equation name is '_LC3_B5', type is buried
_LC3_B5 = DFFE( _EQ022, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ022 = CountNum3 & !_LC1_B2 & _LC2_B5
# !CountNum3 & !_LC1_B2 & !_LC2_B5
# _LC1_B2 & _LC7_B5;
-- Node name is ':32'
-- Equation name is '_LC8_B5', type is buried
_LC8_B5 = DFFE( _EQ023, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ023 = CountNum2 & !_LC1_B2 & _LC6_B23
# !CountNum2 & !_LC1_B2 & !_LC6_B23
# _LC1_B2 & _LC6_B5;
-- Node name is ':34'
-- Equation name is '_LC8_B23', type is buried
_LC8_B23 = DFFE( _EQ024, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ024 = CountNum0 & !CountNum1 & !_LC1_B2
# !CountNum0 & CountNum1 & !_LC1_B2
# _LC1_B2 & _LC7_B23;
-- Node name is ':36'
-- Equation name is '_LC5_B4', type is buried
_LC5_B4 = DFFE( _EQ025, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ025 = CountNum0 & !CountNum6
# _LC1_B2 & _LC4_B4;
-- Node name is ':38'
-- Equation name is '_LC2_B18', type is buried
_LC2_B18 = DFFE( _EQ026, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ026 = _LC1_B2
# Hold;
-- Node name is ':40'
-- Equation name is '_LC1_B12', type is buried
_LC1_B12 = DFFE( _EQ027, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ027 = !CountNum5 & !CountNum6 & !Hold
# !CountNum6 & !Hold & _LC2_B4;
-- Node name is ':42'
-- Equation name is '_LC1_B18', type is buried
_LC1_B18 = DFFE( _EQ028, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ028 = !Hold & !_LC1_B2 & _LC5_B12;
-- Node name is ':44'
-- Equation name is '_LC8_B18', type is buried
_LC8_B18 = DFFE(!_LC1_B2, GLOBAL(!Clock), VCC, VCC, VCC);
-- Node name is ':46'
-- Equation name is '_LC7_B18', type is buried
_LC7_B18 = DFFE( _EQ029, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ029 = _LC1_B2 & !_LC3_B12;
-- Node name is ':48'
-- Equation name is '_LC6_B4', type is buried
_LC6_B4 = DFFE( _EQ030, GLOBAL(!Clock), VCC, VCC, VCC);
_EQ030 = _LC1_B2 & _LC3_B12;
-- Node name is ':158'
-- Equation name is '_LC5_B12', type is buried
_LC5_B12 = LCELL( _EQ031);
_EQ031 = CountNum5 & !_LC2_B4
# CountNum6;
-- Node name is ':200'
-- Equation name is '_LC1_B2', type is buried
_LC1_B2 = LCELL( _EQ032);
_EQ032 = CountNum6 & !_LC3_B2
# CountNum6 & !_LC6_B23
# CountNum5 & CountNum6;
-- Node name is ':423'
-- Equation name is '_LC8_B2', type is buried
_LC8_B2 = LCELL( _EQ033);
_EQ033 = CountNum5 & CountNum6 & !_LC3_B2
# _LC7_B2;
-- Node name is ':424'
-- Equation name is '_LC7_B2', type is buried
_LC7_B2 = LCELL( _EQ034);
_EQ034 = CountNum6 & !_LC1_B2 & !_LC5_B2
# CountNum5 & CountNum6 & !_LC1_B2
# !CountNum5 & !CountNum6 & !_LC1_B2 & _LC5_B2;
-- Node name is ':442'
-- Equation name is '_LC6_B12', type is buried
_LC6_B12 = LCELL( _EQ035);
_EQ035 = !CountNum4 & CountNum5 & !_LC1_B2 & _LC2_B8
# !CountNum5 & !_LC1_B2 & !_LC2_B8
# CountNum4 & !CountNum5 & !_LC1_B2;
-- Node name is ':443'
-- Equation name is '_LC2_B2', type is buried
_LC2_B2 = LCELL( _EQ036);
_EQ036 = CountNum5 & _LC1_B2 & !_LC3_B2
# !CountNum5 & _LC1_B2 & _LC3_B2;
-- Node name is ':444'
-- Equation name is '_LC8_B12', type is buried
_LC8_B12 = LCELL( _EQ037);
_EQ037 = _LC5_B12 & _LC6_B12
# _LC2_B2 & _LC5_B12
# !_LC5_B12 & _LC7_B12;
-- Node name is ':453'
-- Equation name is '_LC5_B8', type is buried
_LC5_B8 = LCELL( _EQ038);
_EQ038 = CountNum4 & _LC1_B2 & _LC3_B4
# !CountNum4 & _LC1_B2 & !_LC3_B4
# CountNum4 & !_LC1_B2 & _LC2_B8
# !CountNum4 & !_LC1_B2 & !_LC2_B8;
-- Node name is ':456'
-- Equation name is '_LC7_B8', type is buried
_LC7_B8 = LCELL( _EQ039);
_EQ039 = _LC5_B8 & _LC5_B12
# CountNum4 & !_LC5_B12 & !_LC6_B8
# !CountNum4 & !_LC5_B12 & _LC6_B8;
-- Node name is ':465'
-- Equation name is '_LC3_B8', type is buried
_LC3_B8 = LCELL( _EQ040);
_EQ040 = CountNum3 & !_LC1_B2 & _LC2_B5
# !CountNum3 & !_LC1_B2 & !_LC2_B5
# CountNum2 & !CountNum3 & _LC1_B2
# !CountNum2 & CountNum3 & _LC1_B2;
-- Node name is ':468'
-- Equation name is '_LC4_B8', type is buried
_LC4_B8 = LCELL( _EQ041);
_EQ041 = _LC3_B8 & _LC5_B12
# CountNum2 & CountNum3 & !_LC5_B12
# !CountNum2 & !CountNum3 & !_LC5_B12;
-- Node name is ':478'
-- Equation name is '_LC4_B5', type is buried
_LC4_B5 = LCELL( _EQ042);
_EQ042 = CountNum2 & !_LC1_B2 & _LC6_B23
# !CountNum2 & !_LC1_B2 & !_LC6_B23;
-- Node name is '~483~1'
-- Equation name is '~483~1', location is LC5_B5, type is buried.
-- synthesized logic cell
_LC5_B5 = LCELL( _EQ043);
_EQ043 = _LC4_B5 & _LC5_B12
# CountNum2 & !_LC5_B12
# CountNum2 & CountNum6;
-- Node name is '~495~1'
-- Equation name is '~495~1', location is LC4_B23, type is buried.
-- synthesized logic cell
_LC4_B23 = LCELL( _EQ044);
_EQ044 = !CountNum1 & _LC1_B2
# !CountNum1 & !_LC5_B12
# CountNum0 & !CountNum1
# !CountNum0 & CountNum1 & !_LC1_B2 & _LC5_B12;
-- Node name is '~507~1'
-- Equation name is '~507~1', location is LC3_B23, type is buried.
-- synthesized logic cell
_LC3_B23 = LCELL( _EQ045);
_EQ045 = !CountNum0 & _LC1_B2
# !CountNum0 & !_LC5_B12
# CountNum0 & !CountNum6 & _LC5_B12;
-- Node name is ':634'
-- Equation name is '_LC3_B12', type is buried
_LC3_B12 = LCELL( _EQ046);
_EQ046 = !_LC2_B4 & !_LC2_B23
# CountNum5;
-- Node name is ':863'
-- Equation name is '_LC8_B4', type is buried
_LC8_B4 = LCELL( _EQ047);
_EQ047 = CountNum4 & _LC3_B4 & _LC3_B12
# !CountNum4 & !_LC3_B4 & _LC3_B12
# CountNum4 & !_LC3_B12 & !_LC7_B4
# !CountNum4 & !_LC3_B12 & _LC7_B4;
-- Node name is ':872'
-- Equation name is '_LC7_B5', type is buried
_LC7_B5 = LCELL( _EQ048);
_EQ048 = CountNum2 & CountNum3 & !_LC2_B23 & !_LC3_B12
# !CountNum3 & _LC2_B23 & !_LC3_B12
# !CountNum2 & !CountNum3 & !_LC3_B12
# CountNum2 & !CountNum3 & _LC3_B12
# !CountNum2 & CountNum3 & _LC3_B12;
-- Node name is ':881'
-- Equation name is '_LC6_B5', type is buried
_LC6_B5 = LCELL( _EQ049);
_EQ049 = CountNum2 & !_LC2_B23
# !CountNum2 & _LC2_B23 & !_LC3_B12
# CountNum2 & _LC3_B12;
-- Node name is ':890'
-- Equation name is '_LC7_B23', type is buried
_LC7_B23 = LCELL( _EQ050);
_EQ050 = !CountNum0 & !CountNum1 & !_LC3_B12
# CountNum0 & CountNum1 & !_LC3_B12
# !CountNum1 & CountNum5;
-- Node name is ':899'
-- Equation name is '_LC4_B4', type is buried
_LC4_B4 = LCELL( _EQ051);
_EQ051 = CountNum0 & !_LC3_B12
# !CountNum0 & CountNum5;
Project Information f:\jtd2\countroller.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'ACEX1K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:00
Fitter 00:00:01
Timing SNF Extractor 00:00:00
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:01
Memory Allocated
-----------------
Peak memory allocated during compilation = 21,319K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -