📄 watch.rpt
字号:
\ 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 |
\-----------------------------------------------------------------------------------------------------------
R R R R R R G R R R R R R V R R R R R V R R R G V G G s G G R V R R R R R R V R R c c s d V h m h m p R
E E E E E E N E E E E E E C E E E E E C E E E N C N N c N N E C E E E E E E C E E l l c a C _ _ c c a E
S S S S S S D S S S S S S C S S S S S C S S S D C D D a D D S C S S S S S S C S S r o l t C a a l l u S
E E E E E E E E E E E E I E E E E E I E E E I n E I E E E E E E I E E c o a I d d o o s E
R R R R R R R R R R R R O R R R R R N R R R N c R O R R R R R R N R R k c O d d c c e R
V V V V V V V V V V V V V V V V V T V V V T l V V V V V V V T V V k k k V
E E E E E E E E E E E E E E E E E E E E k E E E E E E E E E E
D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant.
Device-Specific Information: d:\watch\watch.rpt
watch
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A7 5/ 8( 62%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 4/26( 15%)
A15 8/ 8(100%) 1/ 8( 12%) 5/ 8( 62%) 0/2 0/2 8/26( 30%)
A20 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 5/26( 19%)
A32 8/ 8(100%) 3/ 8( 37%) 5/ 8( 62%) 1/2 1/2 9/26( 34%)
A39 8/ 8(100%) 3/ 8( 37%) 6/ 8( 75%) 1/2 1/2 4/26( 15%)
A42 8/ 8(100%) 2/ 8( 25%) 4/ 8( 50%) 1/2 1/2 8/26( 30%)
A52 5/ 8( 62%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 11/26( 42%)
B3 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 3/26( 11%)
B5 8/ 8(100%) 1/ 8( 12%) 5/ 8( 62%) 1/2 1/2 5/26( 19%)
B11 8/ 8(100%) 0/ 8( 0%) 5/ 8( 62%) 1/2 0/2 4/26( 15%)
B12 8/ 8(100%) 1/ 8( 12%) 4/ 8( 50%) 1/2 0/2 4/26( 15%)
B19 8/ 8(100%) 3/ 8( 37%) 1/ 8( 12%) 2/2 0/2 20/26( 76%)
B21 8/ 8(100%) 0/ 8( 0%) 5/ 8( 62%) 1/2 1/2 6/26( 23%)
B27 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 17/26( 65%)
B29 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 8/26( 30%)
B30 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 0/2 0/2 16/26( 61%)
B32 8/ 8(100%) 1/ 8( 12%) 5/ 8( 62%) 1/2 1/2 9/26( 34%)
B33 8/ 8(100%) 2/ 8( 25%) 6/ 8( 75%) 2/2 1/2 5/26( 19%)
B34 7/ 8( 87%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 14/26( 53%)
B36 8/ 8(100%) 0/ 8( 0%) 6/ 8( 75%) 0/2 0/2 12/26( 46%)
B37 8/ 8(100%) 1/ 8( 12%) 7/ 8( 87%) 0/2 0/2 5/26( 19%)
B38 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 18/26( 69%)
B39 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 12/26( 46%)
B40 1/ 8( 12%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 4/26( 15%)
B41 8/ 8(100%) 2/ 8( 25%) 4/ 8( 50%) 0/2 0/2 13/26( 50%)
B42 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 1/2 0/2 17/26( 65%)
B43 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 1/2 1/2 9/26( 34%)
B44 2/ 8( 25%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 4/26( 15%)
B45 8/ 8(100%) 0/ 8( 0%) 5/ 8( 62%) 0/2 0/2 7/26( 26%)
B46 2/ 8( 25%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 4/26( 15%)
B47 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 7/26( 26%)
B48 8/ 8(100%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 16/26( 61%)
B49 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 1/2 1/2 13/26( 50%)
B50 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 7/26( 26%)
B52 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 16/26( 61%)
C27 8/ 8(100%) 5/ 8( 62%) 2/ 8( 25%) 1/2 1/2 11/26( 42%)
C28 2/ 8( 25%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 4/26( 15%)
C31 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 8/26( 30%)
C38 8/ 8(100%) 0/ 8( 0%) 5/ 8( 62%) 1/2 1/2 6/26( 23%)
C47 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 1/2 1/2 13/26( 50%)
C48 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 15/26( 57%)
C51 8/ 8(100%) 2/ 8( 25%) 2/ 8( 25%) 1/2 1/2 15/26( 57%)
C52 7/ 8( 87%) 2/ 8( 25%) 3/ 8( 37%) 1/2 1/2 13/26( 50%)
F6 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 8/26( 30%)
F7 5/ 8( 62%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 11/26( 42%)
F9 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 10/26( 38%)
F13 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 1/2 1/2 12/26( 46%)
F15 8/ 8(100%) 4/ 8( 50%) 4/ 8( 50%) 0/2 0/2 15/26( 57%)
F16 8/ 8(100%) 2/ 8( 25%) 4/ 8( 50%) 1/2 1/2 13/26( 50%)
F17 8/ 8(100%) 1/ 8( 12%) 4/ 8( 50%) 1/2 1/2 12/26( 46%)
F19 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 11/26( 42%)
F20 8/ 8(100%) 4/ 8( 50%) 3/ 8( 37%) 1/2 0/2 8/26( 30%)
F21 8/ 8(100%) 2/ 8( 25%) 1/ 8( 12%) 0/2 0/2 10/26( 38%)
F22 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 11/26( 42%)
F23 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 13/26( 50%)
F25 2/ 8( 25%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 4/26( 15%)
F27 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 4/26( 15%)
F30 8/ 8(100%) 5/ 8( 62%) 8/ 8(100%) 1/2 0/2 1/26( 3%)
F33 7/ 8( 87%) 3/ 8( 37%) 2/ 8( 25%) 0/2 0/2 13/26( 50%)
F34 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 16/26( 61%)
F35 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 11/26( 42%)
F37 8/ 8(100%) 3/ 8( 37%) 3/ 8( 37%) 0/2 0/2 14/26( 53%)
G3 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 3/26( 11%)
G6 7/ 8( 87%) 1/ 8( 12%) 4/ 8( 50%) 1/2 0/2 4/26( 15%)
G9 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 3/26( 11%)
G19 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 0/2 6/26( 23%)
H2 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 1/26( 3%)
H3 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 17/26( 65%)
H4 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 1/2 0/2 3/26( 11%)
H6 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 1/2 0/2 2/26( 7%)
H7 8/ 8(100%) 1/ 8( 12%) 5/ 8( 62%) 0/2 0/2 9/26( 34%)
H9 8/ 8(100%) 2/ 8( 25%) 2/ 8( 25%) 1/2 1/2 7/26( 26%)
H10 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 2/26( 7%)
H11 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 16/26( 61%)
H14 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 1/2 1/2 13/26( 50%)
H16 8/ 8(100%) 3/ 8( 37%) 6/ 8( 75%) 1/2 0/2 13/26( 50%)
H20 8/ 8(100%) 4/ 8( 50%) 2/ 8( 25%) 0/2 0/2 10/26( 38%)
H26 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 16/26( 61%)
J1 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 12/26( 46%)
J2 8/ 8(100%) 1/ 8( 12%) 4/ 8( 50%) 1/2 1/2 6/26( 23%)
J3 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 0/2 5/26( 19%)
J7 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 1/2 0/2 5/26( 19%)
J11 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 13/26( 50%)
J12 4/ 8( 50%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 9/26( 34%)
J13 8/ 8(100%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 16/26( 61%)
J14 8/ 8(100%) 2/ 8( 25%) 0/ 8( 0%) 1/2 0/2 12/26( 46%)
J16 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 11/26( 42%)
J18 8/ 8(100%) 1/ 8( 12%) 6/ 8( 75%) 1/2 1/2 5/26( 19%)
J20 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 6/26( 23%)
J22 8/ 8(100%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 15/26( 57%)
J23 8/ 8(100%) 2/ 8( 25%) 5/ 8( 62%) 1/2 0/2 18/26( 69%)
J24 2/ 8( 25%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 4/26( 15%)
J25 8/ 8(100%) 1/ 8( 12%) 5/ 8( 62%) 1/2 1/2 4/26( 15%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 2/6 ( 33%)
Total I/O pins used: 34/141 ( 24%)
Total logic cells used: 662/4992 ( 13%)
Total embedded cells used: 0/192 ( 0%)
Total EABs used: 0/12 ( 0%)
Average fan-in: 3.44/4 ( 86%)
Total fan-in: 2278/19968 ( 11%)
Total input pins required: 11
Total input I/O cell registers required: 0
Total output pins required: 25
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 662
Total flipflops required: 128
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 193/4992 ( 3%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 EA 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 Total(LC/EC)
A: 0 0 0 0 0 0 5 0 0 0 0 0 0 0 8 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 8 0 0 8 0 0 0 0 0 0 0 0 0 5 50/0
B: 0 0 1 0 8 0 0 0 0 0 8 8 0 0 0 0 0 0 8 0 8 0 0 0 0 0 0 8 0 8 8 0 8 8 7 0 8 8 8 8 1 8 8 8 2 8 2 8 8 8 8 0 8 197/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 2 0 0 8 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 8 8 0 0 8 7 57/0
D: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
E: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
F: 0 0 0 0 0 8 5 0 8 0 0 0 8 0 8 8 8 0 8 8 8 8 8 0 2 0 0 1 0 0 8 0 0 7 8 8 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135/0
G: 0 0 8 0 0 7 0 0 8 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31/0
H: 0 1 8 8 0 8 8 0 8 1 8 0 0 8 0 8 0 0 0 8 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 82/0
I: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
J: 8 8 8 0 0 0 8 0 0 0 8 4 8 8 0 8 0 8 0 8 0 8 8 2 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110/0
K: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
L: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -