📄 jiandanshengya_z_kuanfanwei.mdl
字号:
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
OutScaling "2^-10"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}
Block {
BlockType Gain
Name "Gain"
Position [300, 470, 330, 500]
Gain "1500"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Gain
Name "Gain1"
Position [310, 560, 340, 590]
Orientation "down"
NamePlacement "alternate"
Gain "80/3"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Reference
Name "IGBT/Diode"
Ports [1, 1, 0, 0, 0, 1, 1]
Position [1000, 208, 1060, 252]
SourceBlock "powerlib/Power\nElectronics/IGBT//Diode"
SourceType "IGBT/Diode"
ShowPortLabels on
Ron "1e-3"
Rs "1e5"
Cs "inf"
Measurements on
}
Block {
BlockType Reference
Name "IGBT/Diode1"
Ports [1, 1, 0, 0, 0, 1, 1]
Position [1205, 208, 1265, 252]
SourceBlock "powerlib/Power\nElectronics/IGBT//Diode"
SourceType "IGBT/Diode"
ShowPortLabels on
Ron "1e-3"
Rs "1e5"
Cs "inf"
Measurements on
}
Block {
BlockType Reference
Name "IGBT/Diode2"
Ports [1, 1, 0, 0, 0, 1, 1]
Position [1395, 203, 1455, 247]
SourceBlock "powerlib/Power\nElectronics/IGBT//Diode"
SourceType "IGBT/Diode"
ShowPortLabels on
Ron "1e-3"
Rs "1e5"
Cs "inf"
Measurements on
}
Block {
BlockType Reference
Name "IGBT/Diode3"
Ports [1, 1, 0, 0, 0, 1, 1]
Position [995, 393, 1055, 437]
SourceBlock "powerlib/Power\nElectronics/IGBT//Diode"
SourceType "IGBT/Diode"
ShowPortLabels on
Ron "1e-3"
Rs "1e5"
Cs "inf"
Measurements on
}
Block {
BlockType Reference
Name "IGBT/Diode4"
Ports [1, 1, 0, 0, 0, 1, 1]
Position [1200, 383, 1260, 427]
SourceBlock "powerlib/Power\nElectronics/IGBT//Diode"
SourceType "IGBT/Diode"
ShowPortLabels on
Ron "1e-3"
Rs "1e5"
Cs "inf"
Measurements on
}
Block {
BlockType Reference
Name "IGBT/Diode5"
Ports [1, 1, 0, 0, 0, 1, 1]
Position [1405, 383, 1465, 427]
SourceBlock "powerlib/Power\nElectronics/IGBT//Diode"
SourceType "IGBT/Diode"
ShowPortLabels on
Ron "1e-3"
Rs "1e5"
Cs "inf"
Measurements on
}
Block {
BlockType Integrator
Name "Integrator"
Ports [1, 1]
Position [525, 515, 555, 545]
IgnoreLimit off
}
Block {
BlockType Logic
Name "Logical\nOperator1"
Ports [3, 1]
Position [870, 768, 890, 822]
Operator "OR"
Inputs "3"
AllPortsSameDT off
OutDataTypeMode "Boolean"
}
Block {
BlockType Logic
Name "Logical\nOperator2"
Ports [3, 1]
Position [875, 853, 895, 907]
Operator "OR"
Inputs "3"
AllPortsSameDT off
OutDataTypeMode "Boolean"
}
Block {
BlockType Logic
Name "Logical\nOperator3"
Ports [3, 1]
Position [875, 933, 895, 987]
Operator "OR"
Inputs "3"
AllPortsSameDT off
OutDataTypeMode "Boolean"
}
Block {
BlockType Logic
Name "Logical\nOperator4"
Ports [3, 1]
Position [870, 603, 890, 657]
Operator "OR"
Inputs "3"
AllPortsSameDT off
OutDataTypeMode "Boolean"
}
Block {
BlockType Logic
Name "Logical\nOperator5"
Ports [3, 1]
Position [870, 683, 890, 737]
Operator "OR"
Inputs "3"
AllPortsSameDT off
OutDataTypeMode "Boolean"
}
Block {
BlockType Logic
Name "Logical\nOperator6"
Ports [3, 1]
Position [880, 1023, 900, 1077]
Operator "OR"
Inputs "3"
AllPortsSameDT off
OutDataTypeMode "Boolean"
}
Block {
BlockType Reference
Name "Multimeter"
Ports [0, 1]
Position [1435, 561, 1475, 599]
SourceBlock "powerlib/Measurements/Multimeter"
SourceType "MultimeterPSB"
ShowPortLabels on
PhasorSimulation off
OutputType "Complex"
sel "[1 2 3]"
L "6"
Gain "[1 1 1]"
yselected "{'Ub: Series RLC Branch','Ub: Series RLC Branch"
"4','Ub: Series RLC Branch5'};"
PSBOutputType "1"
PSBequivalent "0"
AxesSetting "[0,0.1,-100,100]"
Display "1"
SavedBlockNames "-11"
}
Block {
BlockType Reference
Name "Multimeter1"
Ports [0, 1]
Position [1435, 721, 1475, 759]
SourceBlock "powerlib/Measurements/Multimeter"
SourceType "MultimeterPSB"
ShowPortLabels on
PhasorSimulation off
OutputType "Complex"
sel "[4 5 6]"
L "6"
Gain "[1 1 1]"
yselected "{'Ib: Series RLC Branch','Ib: Series RLC Branch"
"4','Ib: Series RLC Branch5'};"
PSBOutputType "1"
PSBequivalent "0"
AxesSetting "[0,0.1,-100,100]"
Display "1"
SavedBlockNames "-11"
}
Block {
BlockType Product
Name "Product"
Ports [2, 1]
Position [350, 1117, 380, 1148]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "Product1"
Ports [2, 1]
Position [495, 1137, 525, 1168]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType DiscretePulseGenerator
Name "Pulse\nGenerator1"
Ports [0, 1]
Position [110, 553, 155, 587]
PulseType "Time based"
Amplitude "20"
Period "1/10000"
PulseWidth "5"
PhaseDelay "0.0225"
}
Block {
BlockType DiscretePulseGenerator
Name "Pulse\nGenerator2"
Ports [0, 1]
Position [110, 643, 155, 677]
PulseType "Time based"
Amplitude "-20"
Period "1/10000"
PulseWidth "5"
PhaseDelay "0.0075"
}
Block {
BlockType DiscretePulseGenerator
Name "Pulse\nGenerator3"
Ports [0, 1]
Position [380, 578, 425, 612]
PulseType "Time based"
Amplitude "3"
Period "1/10000"
PhaseDelay "7.5e-5"
}
Block {
BlockType DiscretePulseGenerator
Name "Pulse\nGenerator4"
Ports [0, 1]
Position [380, 638, 425, 672]
PulseType "Time based"
Amplitude "-3"
Period "1/10000"
PhaseDelay "2.5e-5"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator"
Position [560, 677, 590, 708]
Operator "<="
InputSameDT off
LogicOutDataTypeMode "Boolean"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator1"
Position [560, 742, 590, 773]
Operator "<="
InputSameDT off
LogicOutDataTypeMode "Boolean"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator2"
Position [565, 812, 595, 843]
Operator "<="
InputSameDT off
LogicOutDataTypeMode "Boolean"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator3"
Position [565, 1012, 595, 1043]
Operator "<="
InputSameDT off
LogicOutDataTypeMode "Boolean"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator4"
Position [565, 887, 595, 918]
Operator "<="
InputSameDT off
LogicOutDataTypeMode "Boolean"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator5"
Position [565, 952, 595, 983]
Operator "<="
InputSameDT off
LogicOutDataTypeMode "Boolean"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator6"
Position [735, 577, 765, 608]
Operator "<="
InputSameDT off
LogicOutDataTypeMode "Boolean"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator8"
Position [735, 637, 765, 668]
Operator "<="
InputSameDT off
LogicOutDataTypeMode "Boolean"
}
Block {
BlockType Scope
Name "Scope1"
Ports [3]
Position [1655, 537, 1775, 623]
Floating off
Location [6, 45, 1020, 729]
Open off
NumInputPorts "3"
ZoomMode "yonly"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
axes2 "%<SignalLabel>"
axes3 "%<SignalLabel>"
}
YMin "-1~0.95~-5"
YMax "1~1.05~5"
SaveName "ScopeData1"
DataFormat "StructureWithTime"
SampleTime "0"
}
Block {
BlockType Scope
Name "Scope2"
Ports [3]
Position [1655, 697, 1775, 783]
Floating off
Location [6, 45, 1020, 729]
Open off
NumInputPorts "3"
ZoomMode "yonly"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
axes2 "%<SignalLabel>"
axes3 "%<SignalLabel>"
}
YMin "-1~0.95~-5"
YMax "1~1.05~5"
DataFormat "StructureWithTime"
SampleTime "0"
}
Block {
BlockType Reference
Name "Series RLC Branch"
Ports [0, 0, 0, 0, 0, 1, 1]
Position [1605, 265, 1680, 285]
SourceBlock "powerlib/Elements/Series RLC Branch"
SourceType "Series RLC Branch"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "__new0"
RConnTagsString "__new0"
BranchType "RL"
Resistance "10"
Inductance "0.01"
SetiL0 off
InitialCurrent "0"
Capacitance "1e-6"
Setx0 off
InitialVoltage "0"
Measurements "Branch voltage and current"
}
Block {
BlockType Reference
Name "Series RLC Branch1"
Ports [0, 0, 0, 0, 0, 1, 1]
Position [640, 151, 710, 179]
SourceBlock "powerlib/Elements/Series RLC Branch"
SourceType "Series RLC Branch"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "__new0"
RConnTagsString "__new0"
BranchType "L"
Resistance "1"
Inductance "1600e-6"
SetiL0 off
InitialCurrent "0"
Capacitance "1e-6"
Setx0 off
InitialVoltage "0"
Measurements "None"
}
Block {
BlockType Reference
Name "Series RLC Branch2"
Ports [0, 0, 0, 0, 0, 1, 1]
Position [640, 456, 710, 484]
SourceBlock "powerlib/Elements/Series RLC Branch"
SourceType "Series RLC Branch"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "__new0"
RConnTagsString "__new0"
BranchType "L"
Resistance "1"
Inductance "1600e-6"
SetiL0 off
InitialCurrent "0"
Capacitance "1e-6"
Setx0 off
InitialVoltage "0"
Measurements "None"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -