⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 divhu.cgs

📁 gdb-6.8 Linux下的调试程序 最新版本
💻 CGS
字号:
# v850 divu# mach: v850e# as(v850e): -mv850e	.include "testutils.inc"	seti	6, r1	seti	45, r2	divu	r1, r2, r3	flags	0	reg	r1, 6	reg	r2, 7	reg	r3, 3	seti	4, r1	seti	0x40000000, r2	divu	r1, r2, r3	flags	0	reg	r1, 4	reg	r2, 0x10000000	reg	r3, 0# Only the lower half of the dividend is used	seti	0x00010006, r1	seti	45, r2	divhu	r1, r2, r3	flags	0	reg	r1, 0x00010006	reg	r2, 7	reg	r3, 3# If the data is divided by zero, OV=1 and the quotient is undefined.# According to NEC, the S and Z flags, and the output registers, are# unchanged.	noflags	seti	0, r1	seti	45, r2	seti	67, r3	divu	r1, r2, r3	flags	v	reg	r2, 45	reg	r3, 67	allflags	seti	0, r1	seti	45, r2	seti	67, r3	divu	r1, r2, r3	flags	sat + c + v + s + z	reg	r2, 45	reg	r3, 67# Zero / (N!=0) => normal	noflags	seti	45, r1	seti	0, r2	seti	67, r3	divu	r1, r2, r3	flags	z	reg	r1, 45	reg	r2, 0	reg	r3, 0# The Z flag is based on the quotient, not the remainder	noflags	seti	45, r1	seti	16, r2	divu	r1, r2, r3	flags	z	reg	r2, 0	reg	r3, 16# If the quot and rem registers are the same, the remainder is stored.	seti	6, r1	seti	45, r2	divu	r1, r2, r2	flags	0	reg	r1, 6	reg	r2, 3	pass

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -