📄 cfcmps.cgs

📁 gdb-6.8 Linux下的调试程序最新版本
💻 CGS
📖 第 1 页 / 共 5 页
字号:
	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr12,fr12,fcc0,cc1,0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr16,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr20,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr24,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr28,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr32,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr36,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr40,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr44,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr48,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr12,fr52,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr12,fr56,fcc0,cc1,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr12,fr60,fcc0,cc1,0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr16,fr0,fcc0,cc1,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr16,fr4,fcc0,cc1,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr16,fr8,fcc0,cc1,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr16,fr12,fcc0,cc1,0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr16,fr16,fcc0,cc1,0	test_fcc	0x8,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr16,fr20,fcc0,cc1,0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr16,fr24,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr16,fr28,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr16,fr32,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr16,fr36,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr16,fr40,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr16,fr44,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr16,fr48,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr16,fr52,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr16,fr56,fcc0,cc1,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr16,fr60,fcc0,cc1,0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr20,fr0,fcc0,cc1,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr20,fr4,fcc0,cc1,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr20,fr8,fcc0,cc1,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr20,fr12,fcc0,cc1,0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr20,fr16,fcc0,cc1,0	test_fcc	0x8,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr20,fr20,fcc0,cc1,0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr20,fr24,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr20,fr28,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr20,fr32,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr20,fr36,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr20,fr40,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr20,fr44,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr20,fr48,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr20,fr52,fcc0,cc1,0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr20,fr56,fcc0,cc1,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr20,fr60,fcc0,cc1,0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr24,fr0,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr24,fr4,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr24,fr8,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr24,fr12,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr24,fr16,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr24,fr20,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr24,fr24,fcc0,cc5,0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr24,fr28,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr24,fr32,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr24,fr36,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr24,fr40,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr24,fr44,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr24,fr48,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr24,fr52,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr24,fr56,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr24,fr60,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr28,fr0,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr28,fr4,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr28,fr8,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr28,fr12,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr28,fr16,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr28,fr20,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr28,fr24,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr28,fr28,fcc0,cc5,0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr28,fr32,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr28,fr36,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr28,fr40,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr28,fr44,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr28,fr48,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr28,fr52,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr28,fr56,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr28,fr60,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr0,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr4,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr8,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr12,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr16,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr20,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr24,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr28,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr32,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr36,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr40,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr48,fr44,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr48,fr48,fcc0,cc5,0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	cfcmps      	fr48,fr52,fcc0,cc5,0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr48,fr56,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr48,fr60,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr0,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr4,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr8,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr12,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr16,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr20,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr24,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr28,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr32,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr36,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr40,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr44,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	cfcmps      	fr52,fr48,fcc0,cc5,0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	cfcmps      	fr52,fr52,fcc0,cc5,0	test_fcc	0x8,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr52,fr56,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr52,fr60,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr0,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr4,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr8,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr12,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr16,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr20,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr24,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr28,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr32,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr36,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr40,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr44,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr48,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	cfcmps      	fr56,fr52,fcc0,cc5,0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected
⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -