📄 via-rhine.c
字号:
/* via-rhine.c: A Linux Ethernet device driver for VIA Rhine family chips. *//* Written 1998-2001 by Donald Becker. This software may be used and distributed according to the terms of the GNU General Public License (GPL), incorporated herein by reference. Drivers based on or derived from this code fall under the GPL and must retain the authorship, copyright and license notice. This file is not a complete program and may only be used when the entire operating system is licensed under the GPL. This driver is designed for the VIA VT86c100A Rhine-II PCI Fast Ethernet controller. It also works with the older 3043 Rhine-I chip. The author may be reached as becker@scyld.com, or C/O Scyld Computing Corporation 410 Severn Ave., Suite 210 Annapolis MD 21403 This driver contains some changes from the original Donald Becker version. He may or may not be interested in bug reports on this code. You can find his versions at: http://www.scyld.com/network/via-rhine.html Linux kernel version history: LK1.1.0: - Jeff Garzik: softnet 'n stuff LK1.1.1: - Justin Guyett: softnet and locking fixes - Jeff Garzik: use PCI interface LK1.1.2: - Urban Widmark: minor cleanups, merges from Becker 1.03a/1.04 versions LK1.1.3: - Urban Widmark: use PCI DMA interface (with thanks to the eepro100.c code) update "Theory of Operation" with softnet/locking changes - Dave Miller: PCI DMA and endian fixups - Jeff Garzik: MOD_xxx race fixes, updated PCI resource allocation LK1.1.4: - Urban Widmark: fix gcc 2.95.2 problem and remove writel's to fixed address 0x7c LK1.1.5: - Urban Widmark: mdio locking, bounce buffer changes merges from Beckers 1.05 version added netif_running_on/off support LK1.1.6: - Urban Widmark: merges from Beckers 1.08b version (VT6102 + mdio) set netif_running_on/off on startup, del_timer_sync LK1.1.7: - Manfred Spraul: added reset into tx_timeout LK1.1.9: - Urban Widmark: merges from Beckers 1.10 version (media selection + eeprom reload) - David Vrabel: merges from D-Link "1.11" version (disable WOL and PME on startup) LK1.1.10: - Manfred Spraul: use "singlecopy" for unaligned buffers don't allocate bounce buffers for !ReqTxAlign cards LK1.1.11: - David Woodhouse: Set dev->base_addr before the first time we call wait_for_reset(). It's a lot happier that way. Free np->tx_bufs only if we actually allocated it. LK1.1.12: - Martin Eriksson: Allow Memory-Mapped IO to be enabled. LK1.1.13 (jgarzik): - Add ethtool support - Replace some MII-related magic numbers with constants */#define DRV_NAME "via-rhine"#define DRV_VERSION "1.1.13"#define DRV_RELDATE "Nov-17-2001"/* A few user-configurable values. These may be modified when a driver module is loaded. */static int debug = 1; /* 1 normal messages, 0 quiet .. 7 verbose. */static int max_interrupt_work = 20;/* Set the copy breakpoint for the copy-only-tiny-frames scheme. Setting to > 1518 effectively disables this feature. */static int rx_copybreak;/* Used to pass the media type, etc. Both 'options[]' and 'full_duplex[]' should exist for driver interoperability. The media type is usually passed in 'options[]'. The default is autonegotation for speed and duplex. This should rarely be overridden. Use option values 0x10/0x20 for 10Mbps, 0x100,0x200 for 100Mbps. Use option values 0x10 and 0x100 for forcing half duplex fixed speed. Use option values 0x20 and 0x200 for forcing full duplex operation.*/#define MAX_UNITS 8 /* More are supported, limit only on options */static int options[MAX_UNITS] = {-1, -1, -1, -1, -1, -1, -1, -1};static int full_duplex[MAX_UNITS] = {-1, -1, -1, -1, -1, -1, -1, -1};/* Maximum number of multicast addresses to filter (vs. rx-all-multicast). The Rhine has a 64 element 8390-like hash table. */static const int multicast_filter_limit = 32;/* Operational parameters that are set at compile time. *//* Keep the ring sizes a power of two for compile efficiency. The compiler will convert <unsigned>'%'<2^N> into a bit mask. Making the Tx ring too large decreases the effectiveness of channel bonding and packet priority. There are no ill effects from too-large receive rings. */#define TX_RING_SIZE 16#define TX_QUEUE_LEN 10 /* Limit ring entries actually used. */#define RX_RING_SIZE 16/* Operational parameters that usually are not changed. *//* Time in jiffies before concluding the transmitter is hung. */#define TX_TIMEOUT (2*HZ)#define PKT_BUF_SZ 1536 /* Size of each temporary Rx buffer.*//* max time out delay time */#define W_MAX_TIMEOUT 0x0FFFU#if !defined(__OPTIMIZE__) || !defined(__KERNEL__)#warning You must compile this file with the correct options!#warning See the last lines of the source file.#error You must compile this driver with "-O".#endif#include <linux/module.h>#include <linux/kernel.h>#include <linux/string.h>#include <linux/timer.h>#include <linux/errno.h>#include <linux/ioport.h>#include <linux/slab.h>#include <linux/interrupt.h>#include <linux/pci.h>#include <linux/netdevice.h>#include <linux/etherdevice.h>#include <linux/skbuff.h>#include <linux/init.h>#include <linux/delay.h>#include <linux/mii.h>#include <linux/ethtool.h>#include <asm/processor.h> /* Processor type for cache alignment. */#include <asm/bitops.h>#include <asm/io.h>#include <asm/irq.h>#include <asm/uaccess.h>/* These identify the driver base version and may not be removed. */static char version[] __devinitdata =KERN_INFO DRV_NAME ".c:v1.10-LK" DRV_VERSION " " DRV_RELDATE " Written by Donald Becker\n"KERN_INFO " http://www.scyld.com/network/via-rhine.html\n";static char shortname[] = DRV_NAME;/* This driver was written to use PCI memory space, however most versions of the Rhine only work correctly with I/O space accesses. */#ifdef CONFIG_VIA_RHINE_MMIO#define USE_MEM#else#define USE_IO#undef readb#undef readw#undef readl#undef writeb#undef writew#undef writel#define readb inb#define readw inw#define readl inl#define writeb outb#define writew outw#define writel outl#endifMODULE_AUTHOR("Donald Becker <becker@scyld.com>");MODULE_DESCRIPTION("VIA Rhine PCI Fast Ethernet driver");MODULE_LICENSE("GPL");MODULE_PARM(max_interrupt_work, "i");MODULE_PARM(debug, "i");MODULE_PARM(rx_copybreak, "i");MODULE_PARM(options, "1-" __MODULE_STRING(MAX_UNITS) "i");MODULE_PARM(full_duplex, "1-" __MODULE_STRING(MAX_UNITS) "i");MODULE_PARM_DESC(max_interrupt_work, "VIA Rhine maximum events handled per interrupt");MODULE_PARM_DESC(debug, "VIA Rhine debug level (0-7)");MODULE_PARM_DESC(rx_copybreak, "VIA Rhine copy breakpoint for copy-only-tiny-frames");MODULE_PARM_DESC(options, "VIA Rhine: Bits 0-3: media type, bit 17: full duplex");MODULE_PARM_DESC(full_duplex, "VIA Rhine full duplex setting(s) (1)");/* Theory of OperationI. Board CompatibilityThis driver is designed for the VIA 86c100A Rhine-II PCI Fast Ethernetcontroller.II. Board-specific settingsBoards with this chip are functional only in a bus-master PCI slot.Many operational settings are loaded from the EEPROM to the Config word atoffset 0x78. This driver assumes that they are correct.If this driver is compiled to use PCI memory space operations the EEPROMmust be configured to enable memory ops.III. Driver operationIIIa. Ring buffersThis driver uses two statically allocated fixed-size descriptor listsformed into rings by a branch from the final descriptor to the beginning ofthe list. The ring sizes are set at compile time by RX/TX_RING_SIZE.IIIb/c. Transmit/Receive StructureThis driver attempts to use a zero-copy receive and transmit scheme.Alas, all data buffers are required to start on a 32 bit boundary, sothe driver must often copy transmit packets into bounce buffers.The driver allocates full frame size skbuffs for the Rx ring buffers atopen() time and passes the skb->data field to the chip as receive databuffers. When an incoming frame is less than RX_COPYBREAK bytes long,a fresh skbuff is allocated and the frame is copied to the new skbuff.When the incoming frame is larger, the skbuff is passed directly up theprotocol stack. Buffers consumed this way are replaced by newly allocatedskbuffs in the last phase of via_rhine_rx().The RX_COPYBREAK value is chosen to trade-off the memory wasted byusing a full-sized skbuff for small frames vs. the copying costs of largerframes. New boards are typically used in generously configured machinesand the underfilled buffers have negligible impact compared to the benefit ofa single allocation size, so the default value of zero results in nevercopying packets. When copying is done, the cost is usually mitigated by usinga combined copy/checksum routine. Copying also preloads the cache, which ismost useful with small frames.Since the VIA chips are only able to transfer data to buffers on 32 bitboundaries, the IP header at offset 14 in an ethernet frame isn'tlongword aligned for further processing. Copying these unaligned buffershas the beneficial effect of 16-byte aligning the IP header.IIId. SynchronizationThe driver runs as two independent, single-threaded flows of control. Oneis the send-packet routine, which enforces single-threaded use by thedev->priv->lock spinlock. The other thread is the interrupt handler, which is single threaded by the hardware and interrupt handling software.The send packet thread has partial control over the Tx ring. It locks the dev->priv->lock whenever it's queuing a Tx packet. If the next slot in the ringis not available it stops the transmit queue by calling netif_stop_queue.The interrupt handler has exclusive control over the Rx ring and records statsfrom the Tx ring. After reaping the stats, it marks the Tx queue entry asempty by incrementing the dirty_tx mark. If at least half of the entries inthe Rx ring are available the transmit queue is woken up if it was stopped.IV. NotesIVb. ReferencesPreliminary VT86C100A manual from http://www.via.com.tw/http://www.scyld.com/expert/100mbps.htmlhttp://www.scyld.com/expert/NWay.htmlftp://ftp.via.com.tw/public/lan/Products/NIC/VT86C100A/Datasheet/VT86C100A03.pdfftp://ftp.via.com.tw/public/lan/Products/NIC/VT6102/Datasheet/VT6102_021.PDFIVc. ErrataThe VT86C100A manual is not reliable information.The 3043 chip does not handle unaligned transmit or receive buffers, resultingin significant performance degradation for bounce buffer copies on transmitand unaligned IP headers on receive.The chip does not pad to minimum transmit length.*//* This table drives the PCI probe routines. It's mostly boilerplate in all of the drivers, and will likely be provided by some future kernel. Note the matching code -- the first table entry matchs all 56** cards but second only the 1234 card.*/enum pci_flags_bit { PCI_USES_IO=1, PCI_USES_MEM=2, PCI_USES_MASTER=4, PCI_ADDR0=0x10<<0, PCI_ADDR1=0x10<<1, PCI_ADDR2=0x10<<2, PCI_ADDR3=0x10<<3,};enum via_rhine_chips { VT86C100A = 0, VT6102, VT3043,};struct via_rhine_chip_info { const char *name; u16 pci_flags; int io_size; int drv_flags;};enum chip_capability_flags { CanHaveMII=1, HasESIPhy=2, HasDavicomPhy=4, ReqTxAlign=0x10, HasWOL=0x20, };#ifdef USE_MEM#define RHINE_IOTYPE (PCI_USES_MEM | PCI_USES_MASTER | PCI_ADDR1)#else#define RHINE_IOTYPE (PCI_USES_IO | PCI_USES_MASTER | PCI_ADDR0)#endif/* directly indexed by enum via_rhine_chips, above */static struct via_rhine_chip_info via_rhine_chip_info[] __devinitdata ={ { "VIA VT86C100A Rhine", RHINE_IOTYPE, 128, CanHaveMII | ReqTxAlign }, { "VIA VT6102 Rhine-II", RHINE_IOTYPE, 256, CanHaveMII | HasWOL }, { "VIA VT3043 Rhine", RHINE_IOTYPE, 128, CanHaveMII | ReqTxAlign }};static struct pci_device_id via_rhine_pci_tbl[] __devinitdata ={ {0x1106, 0x6100, PCI_ANY_ID, PCI_ANY_ID, 0, 0, VT86C100A}, {0x1106, 0x3065, PCI_ANY_ID, PCI_ANY_ID, 0, 0, VT6102}, {0x1106, 0x3043, PCI_ANY_ID, PCI_ANY_ID, 0, 0, VT3043}, {0,} /* terminate list */};MODULE_DEVICE_TABLE(pci, via_rhine_pci_tbl);/* Offsets to the device registers. */enum register_offsets { StationAddr=0x00, RxConfig=0x06, TxConfig=0x07, ChipCmd=0x08, IntrStatus=0x0C, IntrEnable=0x0E, MulticastFilter0=0x10, MulticastFilter1=0x14, RxRingPtr=0x18, TxRingPtr=0x1C, GFIFOTest=0x54, MIIPhyAddr=0x6C, MIIStatus=0x6D, PCIBusConfig=0x6E, MIICmd=0x70, MIIRegAddr=0x71, MIIData=0x72, MACRegEEcsr=0x74, ConfigA=0x78, ConfigB=0x79, ConfigC=0x7A, ConfigD=0x7B, RxMissed=0x7C, RxCRCErrs=0x7E, StickyHW=0x83, WOLcrClr=0xA4, WOLcgClr=0xA7, PwrcsrClr=0xAC,};#ifdef USE_MEM/* Registers we check that mmio and reg are the same. */int mmio_verify_registers[] = { RxConfig, TxConfig, IntrEnable, ConfigA, ConfigB, ConfigC, ConfigD, 0};#endif/* Bits in the interrupt status/mask registers. */enum intr_status_bits { IntrRxDone=0x0001, IntrRxErr=0x0004, IntrRxEmpty=0x0020, IntrTxDone=0x0002, IntrTxAbort=0x0008, IntrTxUnderrun=0x0010, IntrPCIErr=0x0040, IntrStatsMax=0x0080, IntrRxEarly=0x0100, IntrMIIChange=0x0200, IntrRxOverflow=0x0400, IntrRxDropped=0x0800, IntrRxNoBuf=0x1000, IntrTxAborted=0x2000, IntrLinkChange=0x4000, IntrRxWakeUp=0x8000, IntrNormalSummary=0x0003, IntrAbnormalSummary=0xC260,};/* MII interface, status flags. Not to be confused with the MIIStatus register ... */enum mii_status_bits { MIICap100T4 = 0x8000, MIICap10100HdFd = 0x7800, MIIPreambleSupr = 0x0040, MIIAutoNegCompleted = 0x0020, MIIRemoteFault = 0x0010, MIICapAutoNeg = 0x0008, MIILink = 0x0004, MIIJabber = 0x0002, MIIExtended = 0x0001};/* The Rx and Tx buffer descriptors. */struct rx_desc { s32 rx_status; u32 desc_length; u32 addr; u32 next_desc;};struct tx_desc { s32 tx_status; u32 desc_length; u32 addr; u32 next_desc;};/* Bits in *_desc.status */enum rx_status_bits { RxOK=0x8000, RxWholePkt=0x0300, RxErr=0x008F};enum desc_status_bits { DescOwn=0x80000000, DescEndPacket=0x4000, DescIntr=0x1000,};/* Bits in ChipCmd. */enum chip_cmd_bits { CmdInit=0x0001, CmdStart=0x0002, CmdStop=0x0004, CmdRxOn=0x0008, CmdTxOn=0x0010, CmdTxDemand=0x0020, CmdRxDemand=0x0040, CmdEarlyRx=0x0100, CmdEarlyTx=0x0200, CmdFDuplex=0x0400, CmdNoTxPoll=0x0800, CmdReset=0x8000,};#define MAX_MII_CNT 4struct netdev_private { /* Descriptor rings */ struct rx_desc *rx_ring; struct tx_desc *tx_ring; dma_addr_t rx_ring_dma; dma_addr_t tx_ring_dma; /* The addresses of receive-in-place skbuffs. */ struct sk_buff *rx_skbuff[RX_RING_SIZE]; dma_addr_t rx_skbuff_dma[RX_RING_SIZE]; /* The saved address of a sent-in-place packet/buffer, for later free(). */
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -