vio.edn

Clock data recovery .........good example

   (port ( rename async_out_54_ "async_out<54>") (direction OUTPUT))
   (port ( rename async_out_53_ "async_out<53>") (direction OUTPUT))
   (port ( rename async_out_52_ "async_out<52>") (direction OUTPUT))
   (port ( rename async_out_51_ "async_out<51>") (direction OUTPUT))
   (port ( rename async_out_50_ "async_out<50>") (direction OUTPUT))
   (port ( rename async_out_49_ "async_out<49>") (direction OUTPUT))
   (port ( rename async_out_48_ "async_out<48>") (direction OUTPUT))
   (port ( rename async_out_47_ "async_out<47>") (direction OUTPUT))
   (port ( rename async_out_46_ "async_out<46>") (direction OUTPUT))
   (port ( rename async_out_45_ "async_out<45>") (direction OUTPUT))
   (port ( rename async_out_44_ "async_out<44>") (direction OUTPUT))
   (port ( rename async_out_43_ "async_out<43>") (direction OUTPUT))
   (port ( rename async_out_42_ "async_out<42>") (direction OUTPUT))
   (port ( rename async_out_41_ "async_out<41>") (direction OUTPUT))
   (port ( rename async_out_40_ "async_out<40>") (direction OUTPUT))
   (port ( rename async_out_39_ "async_out<39>") (direction OUTPUT))
   (port ( rename async_out_38_ "async_out<38>") (direction OUTPUT))
   (port ( rename async_out_37_ "async_out<37>") (direction OUTPUT))
   (port ( rename async_out_36_ "async_out<36>") (direction OUTPUT))
   (port ( rename async_out_35_ "async_out<35>") (direction OUTPUT))
   (port ( rename async_out_34_ "async_out<34>") (direction OUTPUT))
   (port ( rename async_out_33_ "async_out<33>") (direction OUTPUT))
   (port ( rename async_out_32_ "async_out<32>") (direction OUTPUT))
   (port ( rename async_out_31_ "async_out<31>") (direction OUTPUT))
   (port ( rename async_out_30_ "async_out<30>") (direction OUTPUT))
   (port ( rename async_out_29_ "async_out<29>") (direction OUTPUT))
   (port ( rename async_out_28_ "async_out<28>") (direction OUTPUT))
   (port ( rename async_out_27_ "async_out<27>") (direction OUTPUT))
   (port ( rename async_out_26_ "async_out<26>") (direction OUTPUT))
   (port ( rename async_out_25_ "async_out<25>") (direction OUTPUT))
   (port ( rename async_out_24_ "async_out<24>") (direction OUTPUT))
   (port ( rename async_out_23_ "async_out<23>") (direction OUTPUT))
   (port ( rename async_out_22_ "async_out<22>") (direction OUTPUT))
   (port ( rename async_out_21_ "async_out<21>") (direction OUTPUT))
   (port ( rename async_out_20_ "async_out<20>") (direction OUTPUT))
   (port ( rename async_out_19_ "async_out<19>") (direction OUTPUT))
   (port ( rename async_out_18_ "async_out<18>") (direction OUTPUT))
   (port ( rename async_out_17_ "async_out<17>") (direction OUTPUT))
   (port ( rename async_out_16_ "async_out<16>") (direction OUTPUT))
   (port ( rename async_out_15_ "async_out<15>") (direction OUTPUT))
   (port ( rename async_out_14_ "async_out<14>") (direction OUTPUT))
   (port ( rename async_out_13_ "async_out<13>") (direction OUTPUT))
   (port ( rename async_out_12_ "async_out<12>") (direction OUTPUT))
   (port ( rename async_out_11_ "async_out<11>") (direction OUTPUT))
   (port ( rename async_out_10_ "async_out<10>") (direction OUTPUT))
   (port ( rename async_out_9_ "async_out<9>") (direction OUTPUT))
   (port ( rename async_out_8_ "async_out<8>") (direction OUTPUT))
   (port ( rename async_out_7_ "async_out<7>") (direction OUTPUT))
   (port ( rename async_out_6_ "async_out<6>") (direction OUTPUT))
   (port ( rename async_out_5_ "async_out<5>") (direction OUTPUT))
   (port ( rename async_out_4_ "async_out<4>") (direction OUTPUT))
   (port ( rename async_out_3_ "async_out<3>") (direction OUTPUT))
   (port ( rename async_out_2_ "async_out<2>") (direction OUTPUT))
   (port ( rename async_out_1_ "async_out<1>") (direction OUTPUT))
   (port ( rename async_out_0_ "async_out<0>") (direction OUTPUT))
   (port ( rename control_35_ "control<35>") (direction INOUT))
   (port ( rename control_34_ "control<34>") (direction INOUT))
   (port ( rename control_33_ "control<33>") (direction INOUT))
   (port ( rename control_32_ "control<32>") (direction INOUT))
   (port ( rename control_31_ "control<31>") (direction INOUT))
   (port ( rename control_30_ "control<30>") (direction INOUT))
   (port ( rename control_29_ "control<29>") (direction INOUT))
   (port ( rename control_28_ "control<28>") (direction INOUT))
   (port ( rename control_27_ "control<27>") (direction INOUT))
   (port ( rename control_26_ "control<26>") (direction INOUT))
   (port ( rename control_25_ "control<25>") (direction INOUT))
   (port ( rename control_24_ "control<24>") (direction INOUT))
   (port ( rename control_23_ "control<23>") (direction INOUT))
   (port ( rename control_22_ "control<22>") (direction INOUT))
   (port ( rename control_21_ "control<21>") (direction INOUT))
   (port ( rename control_20_ "control<20>") (direction INOUT))
   (port ( rename control_19_ "control<19>") (direction INOUT))
   (port ( rename control_18_ "control<18>") (direction INOUT))
   (port ( rename control_17_ "control<17>") (direction INOUT))
   (port ( rename control_16_ "control<16>") (direction INOUT))
   (port ( rename control_15_ "control<15>") (direction INOUT))
   (port ( rename control_14_ "control<14>") (direction INOUT))
   (port ( rename control_13_ "control<13>") (direction INOUT))
   (port ( rename control_12_ "control<12>") (direction INOUT))
   (port ( rename control_11_ "control<11>") (direction INOUT))
   (port ( rename control_10_ "control<10>") (direction INOUT))
   (port ( rename control_9_ "control<9>") (direction INOUT))
   (port ( rename control_8_ "control<8>") (direction INOUT))
   (port ( rename control_7_ "control<7>") (direction INOUT))
   (port ( rename control_6_ "control<6>") (direction INOUT))
   (port ( rename control_5_ "control<5>") (direction INOUT))
   (port ( rename control_4_ "control<4>") (direction INOUT))
   (port ( rename control_3_ "control<3>") (direction INOUT))
   (port ( rename control_2_ "control<2>") (direction INOUT))
   (port ( rename control_1_ "control<1>") (direction INOUT))
   (port ( rename control_0_ "control<0>") (direction INOUT))
   )
  (contents
   (instance VCC (viewRef view_1 (cellRef VCC  (libraryRef xilinxun))))
   (instance GND (viewRef view_1 (cellRef GND  (libraryRef xilinxun))))
   (instance (rename vio_i_vio_gen_async_out_0_async_out_cell_shift_reg "vio/i_vio/gen_async_out/0/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_0_async_out_cell_user_reg "vio/i_vio/gen_async_out/0/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_1_async_out_cell_shift_reg "vio/i_vio/gen_async_out/1/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_1_async_out_cell_user_reg "vio/i_vio/gen_async_out/1/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_2_async_out_cell_shift_reg "vio/i_vio/gen_async_out/2/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_2_async_out_cell_user_reg "vio/i_vio/gen_async_out/2/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_3_async_out_cell_shift_reg "vio/i_vio/gen_async_out/3/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_3_async_out_cell_user_reg "vio/i_vio/gen_async_out/3/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_4_async_out_cell_shift_reg "vio/i_vio/gen_async_out/4/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_4_async_out_cell_user_reg "vio/i_vio/gen_async_out/4/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_5_async_out_cell_shift_reg "vio/i_vio/gen_async_out/5/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_5_async_out_cell_user_reg "vio/i_vio/gen_async_out/5/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_6_async_out_cell_shift_reg "vio/i_vio/gen_async_out/6/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_6_async_out_cell_user_reg "vio/i_vio/gen_async_out/6/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_7_async_out_cell_shift_reg "vio/i_vio/gen_async_out/7/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_7_async_out_cell_user_reg "vio/i_vio/gen_async_out/7/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_8_async_out_cell_shift_reg "vio/i_vio/gen_async_out/8/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_8_async_out_cell_user_reg "vio/i_vio/gen_async_out/8/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_9_async_out_cell_shift_reg "vio/i_vio/gen_async_out/9/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_9_async_out_cell_user_reg "vio/i_vio/gen_async_out/9/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_10_async_out_cell_shift_reg "vio/i_vio/gen_async_out/10/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_10_async_out_cell_user_reg "vio/i_vio/gen_async_out/10/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_11_async_out_cell_shift_reg "vio/i_vio/gen_async_out/11/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_11_async_out_cell_user_reg "vio/i_vio/gen_async_out/11/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_12_async_out_cell_shift_reg "vio/i_vio/gen_async_out/12/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_12_async_out_cell_user_reg "vio/i_vio/gen_async_out/12/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_13_async_out_cell_shift_reg "vio/i_vio/gen_async_out/13/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_13_async_out_cell_user_reg "vio/i_vio/gen_async_out/13/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_14_async_out_cell_shift_reg "vio/i_vio/gen_async_out/14/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_14_async_out_cell_user_reg "vio/i_vio/gen_async_out/14/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_15_async_out_cell_shift_reg "vio/i_vio/gen_async_out/15/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_15_async_out_cell_user_reg "vio/i_vio/gen_async_out/15/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_16_async_out_cell_shift_reg "vio/i_vio/gen_async_out/16/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_16_async_out_cell_user_reg "vio/i_vio/gen_async_out/16/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_17_async_out_cell_shift_reg "vio/i_vio/gen_async_out/17/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_17_async_out_cell_user_reg "vio/i_vio/gen_async_out/17/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_18_async_out_cell_shift_reg "vio/i_vio/gen_async_out/18/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_18_async_out_cell_user_reg "vio/i_vio/gen_async_out/18/async_out_cell/user_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_19_async_out_cell_shift_reg "vio/i_vio/gen_async_out/19/async_out_cell/shift_reg")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename vio_i_vio_gen_async_out_19_async_out_cell_user_reg "vio/i_vio/gen_async_out/19/async_out_cell/user_reg")