key_tbw.ant

微波爐．．．．．．．．．．．．．．．．．．．．．．．．．．

--------------------------------------------------------------------------------
-- Copyright (c) 1995-2003 Xilinx, Inc.
-- All Right Reserved.
--------------------------------------------------------------------------------
--   ____  ____ 
--  /   /\/   / 
-- /___/  \  /    Vendor: Xilinx 
-- \   \   \/     Version : 7.1.04i
--  \   \         Application : ISE WebPACK
--  /   /         Filename : key_tbw.ant
-- /___/   /\     Timestamp : Tue Mar 10 15:39:15 2009
-- \   \  /  \ 
--  \___\/\___\ 
--
--Command: 
--Design Name: key_tbw
--Device: Xilinx
--

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;
USE STD.TEXTIO.ALL;

ENTITY key_tbw IS
END key_tbw;

ARCHITECTURE testbench_arch OF key_tbw IS
    FILE RESULTS: TEXT OPEN WRITE_MODE IS "D:\KSC\lab2\key_tbw.ano";

    COMPONENT key_number_encoder
        PORT (
            clk : In std_logic;
            key_en : In std_logic;
            key_in : In std_logic_vector (9 DownTo 0);
            kload : Out std_logic;
            Qn : Out std_logic_vector (3 DownTo 0)
        );
    END COMPONENT;

    SIGNAL clk : std_logic := '0';
    SIGNAL key_en : std_logic := '1';
    SIGNAL key_in : std_logic_vector (9 DownTo 0) := "0000000000";
    SIGNAL kload : std_logic := '0';
    SIGNAL Qn : std_logic_vector (3 DownTo 0) := "0000";

    SHARED VARIABLE TX_ERROR : INTEGER := 0;
    SHARED VARIABLE TX_OUT : LINE;

    constant PERIOD : time := 100 ns;
    constant DUTY_CYCLE : real := 0.5;
    constant OFFSET : time := 0 ns;

    BEGIN
        UUT : key_number_encoder
        PORT MAP (
            clk => clk,
            key_en => key_en,
            key_in => key_in,
            kload => kload,
            Qn => Qn
        );

        PROCESS    -- clock process for clk
        BEGIN
            WAIT for OFFSET;
            CLOCK_LOOP : LOOP
                clk <= '0';
                WAIT FOR (PERIOD - (PERIOD * DUTY_CYCLE));
                clk <= '1';
                WAIT FOR (PERIOD * DUTY_CYCLE);
            END LOOP CLOCK_LOOP;
        END PROCESS;

        PROCESS    -- Annotation process for clk
            VARIABLE TX_TIME : INTEGER := 0;

            PROCEDURE ANNOTATE_kload(
                TX_TIME : INTEGER
            ) IS
                VARIABLE TX_STR : String(1 to 4096);
                VARIABLE TX_LOC : LINE;
            BEGIN
                STD.TEXTIO.write(TX_LOC, string'("Annotate["));
                STD.TEXTIO.write(TX_LOC, TX_TIME);
                STD.TEXTIO.write(TX_LOC, string'(", kload, "));
                IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, kload);
                STD.TEXTIO.write(TX_LOC, string'("]"));
                TX_STR(TX_LOC.all'range) := TX_LOC.all;
                STD.TEXTIO.writeline(RESULTS, TX_LOC);
                STD.TEXTIO.Deallocate(TX_LOC);
            END;
            PROCEDURE ANNOTATE_Qn(
                TX_TIME : INTEGER
            ) IS
                VARIABLE TX_STR : String(1 to 4096);
                VARIABLE TX_LOC : LINE;
            BEGIN
                STD.TEXTIO.write(TX_LOC, string'("Annotate["));
                STD.TEXTIO.write(TX_LOC, TX_TIME);
                STD.TEXTIO.write(TX_LOC, string'(", Qn, "));
                IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, Qn);
                STD.TEXTIO.write(TX_LOC, string'("]"));
                TX_STR(TX_LOC.all'range) := TX_LOC.all;
                STD.TEXTIO.writeline(RESULTS, TX_LOC);
                STD.TEXTIO.Deallocate(TX_LOC);
            END;
        BEGIN
            WAIT for 1 fs;
            ANNOTATE_kload(0);
            ANNOTATE_Qn(0);
            WAIT for OFFSET;
            TX_TIME := TX_TIME + 0;
            ANNO_LOOP : LOOP
                --Rising Edge
                WAIT for 60 ns;
                TX_TIME := TX_TIME + 60;
                ANNOTATE_kload(TX_TIME);
                ANNOTATE_Qn(TX_TIME);
                WAIT for 40 ns;
                TX_TIME := TX_TIME + 40;
            END LOOP ANNO_LOOP;
        END PROCESS;

        PROCESS
            BEGIN
                -- -------------  Current Time:  140ns
                WAIT FOR 140 ns;
                key_in <= "1000000000";
                -- -------------------------------------
                -- -------------  Current Time:  240ns
                WAIT FOR 100 ns;
                key_in <= "0000000000";
                -- -------------------------------------
                -- -------------  Current Time:  440ns
                WAIT FOR 200 ns;
                key_en <= '0';
                key_in <= "0100000000";
                -- -------------------------------------
                -- -------------  Current Time:  540ns
                WAIT FOR 100 ns;
                key_en <= '1';
                key_in <= "0000000000";
                -- -------------------------------------
                WAIT FOR 560 ns;

                STD.TEXTIO.write(TX_OUT, string'("Total[]"));
                STD.TEXTIO.writeline(RESULTS, TX_OUT);
                ASSERT (FALSE) REPORT
                    "Success! Simulation for annotation completed"
                    SEVERITY FAILURE;
            END PROCESS;

    END testbench_arch;