clkdiv2.syr

微波爐．．．．．．．．．．．．．．．．．．．．．．．．．．

Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: clkdiv2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clkdiv2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clkdiv2"
Output Format                      : NGC
Target Device                      : xc2s50e-6-tq144

---- Source Options
Top Module Name                    : clkdiv2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : clkdiv2.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/KSC/lab2/clkdiv2.vhd" in Library work.
Entity <clkdiv2> compiled.
Entity <clkdiv2> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <clkdiv2> (Architecture <behavioral>).
Entity <clkdiv2> analyzed. Unit <clkdiv2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clkdiv2>.
    Related source file is "D:/KSC/lab2/clkdiv2.vhd".
    Found 6-bit adder for signal <$n0009> created at line 54.
    Found 6-bit adder for signal <$n0010> created at line 57.
    Found 1-bit register for signal <B>.
    Found 6-bit up counter for signal <counta>.
    Found 6-bit up counter for signal <countb>.
    Found 6-bit register for signal <countc>.
    Found 6-bit register for signal <countd>.
    Summary:
	inferred   2 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <clkdiv2> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 6-bit adder                       : 2
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 3
 1-bit register                    : 1
 6-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <clkdiv2> ...
Loading device for application Rf_Device from file '2s50e.nph' in environment c:/xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clkdiv2, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clkdiv2.ngr
Top Level Output File Name         : clkdiv2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 2

Macro Statistics :
# Registers                        : 5
#      1-bit register              : 1
#      6-bit register              : 4
# Adders/Subtractors               : 4
#      6-bit adder                 : 4

Cell Usage :
# BELS                             : 93
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 12
#      LUT1_L                      : 8
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT3_L                      : 3
#      LUT4                        : 9
#      LUT4_D                      : 1
#      LUT4_L                      : 10
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 25
#      FDE                         : 13
#      FDR                         : 6
#      FDRE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s50etq144-6 

 Number of Slices:                      34  out of    768     4%  
 Number of Slice Flip Flops:            25  out of   1536     1%  
 Number of 4 input LUTs:                46  out of   1536     2%  
 Number of bonded IOBs:                  2  out of    102     1%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkin                              | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.983ns (Maximum Frequency: 111.321MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.744ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 8.983ns (frequency: 111.321MHz)
  Total number of paths / destination ports: 577 / 56
-------------------------------------------------------------------------
Delay:               8.983ns (Levels of Logic = 3)
  Source:            counta_4 (FF)
  Destination:       countd_2 (FF)
  Source Clock:      clkin rising
  Destination Clock: clkin rising

  Data Path: counta_4 to countd_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.992   1.150  counta_4 (counta_4)
     LUT3_L:I0->LO         1   0.468   0.100  _n0005_SW0 (N12)
     LUT4:I2->O           16   0.468   2.800  _n0005 (_n0005)
     LUT4:I1->O            6   0.468   1.850  _n00251 (_n0025)
     FDE:CE                    0.687          countd_0
    ----------------------------------------
    Total                      8.983ns (3.083ns logic, 5.900ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.744ns (Levels of Logic = 1)
  Source:            B (FF)
  Destination:       clkoutsec (PAD)
  Source Clock:      clkin rising

  Data Path: B to clkoutsec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.992   1.150  B (B)
     OBUF:I->O                 4.602          clkoutsec_OBUF (clkoutsec)
    ----------------------------------------
    Total                      6.744ns (5.594ns logic, 1.150ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
CPU : 2.28 / 2.53 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 86064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)