synthesis.bd

COriac Algorithm code

DocumentHdrVersion "1.1"
Header (DocumentHdr
packageRefs [
(PackageRef
library "ieee"
unitName "std_logic_1164"
itemName "all"
)
(PackageRef
library "ieee"
unitName "std_logic_arith"
itemName "all"
)
]
instances [
(Instance
name "SHIFT1"
duLibraryName "cordic"
duName "shiftn"
viewName "synthesis.vhd"
elements [
(GiElement
name "width"
type "integer"
value "WIDTH"
)
]
insensitive 1
mwi 0
)
(Instance
name "SHIFT2"
duLibraryName "cordic"
duName "shiftn"
viewName "synthesis.vhd"
elements [
(GiElement
name "width"
type "integer"
value "WIDTH"
)
]
insensitive 1
mwi 0
)
(Instance
name "ADD1"
duLibraryName "cordic"
duName "addsub"
viewName "synthesis.vhd"
elements [
(GiElement
name "WIDTH"
type "integer"
value "WIDTH"
)
]
insensitive 1
mwi 0
)
(Instance
name "ADD2"
duLibraryName "cordic"
duName "addsub"
viewName ""
elements [
(GiElement
name "WIDTH"
type "integer"
value "WIDTH"
)
]
insensitive 1
mwi 0
)
(Instance
name "LUT"
duLibraryName "cordic"
duName "atan32"
viewName "Arch1.vhd"
elements [
(GiElement
name "WIDTH"
type "integer"
value "WIDTH"
)
]
insensitive 1
mwi 0
)
(Instance
name "ADD3"
duLibraryName "cordic"
duName "addsub"
viewName ""
elements [
(GiElement
name "WIDTH"
type "integer"
value "WIDTH"
)
]
insensitive 1
mwi 0
)
(Instance
name "FSM1"
duLibraryName "cordic"
duName "fsm"
viewName "synthesis.sm"
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I0"
duLibraryName "moduleware"
duName "inv"
viewName ""
elements [
]
mwi 1
)
]
embeddedInstances [
(EmbeddedInstance
name "X_Register"
number "2"
)
(EmbeddedInstance
name "Y_Register"
number "3"
)
(EmbeddedInstance
name "Z_Register"
number "4"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "Counter"
number "6"
)
(EmbeddedInstance
name "eb7"
number "7"
)
]
)
version "20.1"
appVersion "2002.1b (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\hdl"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\src\\cordic\\synthesis.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\src\\cordic\\synthesis.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\src"
)
(vvPair
variable "appl"
value "HDL Designer - Pro"
)
(vvPair
variable "d"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\src\\cordic"
)
(vvPair
variable "d_logical"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\src\\cordic"
)
(vvPair
variable "date"
value "03/29/03"
)
(vvPair
variable "day"
value "Sat"
)
(vvPair
variable "day_long"
value "Saturday"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "synthesis.bd"
)
(vvPair
variable "f_logical"
value "synthesis.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "ACHILLES"
)
(vvPair
variable "library"
value "Cordic"
)
(vvPair
variable "library_downstream_LeonardoSpectrum"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\work_ls"
)
(vvPair
variable "library_downstream_LeonardoSpectrum(GUI)"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\work_ls"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\work_mti"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\src\\cordic\\synthesis.bd"
)
(vvPair
variable "p_logical"
value "D:\\DEMO\\demo_hdl_designer\\Cordic\\src\\cordic\\synthesis.bd"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "time"
value "13:06:52"
)
(vvPair
variable "unit"
value "cordic"
)
(vvPair
variable "user"
value "Hans"
)
(vvPair
variable "version"
value "2002.1b (Build 7)"
)
(vvPair
variable "view"
value "synthesis"
)
(vvPair
variable "year"
value "2003"
)
(vvPair
variable "yy"
value "03"
)
]
)
uid 1024,0
optionalChildren [
*1 (Net
uid 9,0
optionalChildren [
*2 (Property
uid 11,0
pclass "comment"
pname "5,1"
pvalue "-- bit counter, 2^5"
ptn "String"
)
]
name "cnt_s"
type "std_logic_vector"
bounds "(4 DOWNTO 0)"
orderNo 1
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,81400,180200,82600"
st "SIGNAL cnt_s   : std_logic_vector(4 DOWNTO 0) -- -- bit counter, 2^5
"
)
)
*3 (Net
uid 12,0
name "newx_s"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 2
declText (MLText
uid 13,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,82600,170000,83800"
st "SIGNAL newx_s  : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*4 (Net
uid 14,0
name "newy_s"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 3
declText (MLText
uid 15,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,83800,170000,85000"
st "SIGNAL newy_s  : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*5 (Net
uid 16,0
name "newz_s"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 4
declText (MLText
uid 17,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,85000,170000,86200"
st "SIGNAL newz_s  : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*6 (Net
uid 18,0
name "xreg_s"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 5
declText (MLText
uid 19,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,86200,170000,87400"
st "SIGNAL xreg_s  : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*7 (Net
uid 20,0
name "yreg_s"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 6
declText (MLText
uid 21,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,87400,170000,88600"
st "SIGNAL yreg_s  : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*8 (Net
uid 22,0
name "zreg_s"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 7
declText (MLText
uid 23,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,88600,170000,89800"
st "SIGNAL zreg_s  : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*9 (Net
uid 28,0
optionalChildren [
*10 (Property
uid 30,0
pclass "comment"
pname "5,1"
pvalue "-- arctan LUT"
ptn "String"
)
]
name "atan_s"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 8
declText (MLText
uid 29,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,89800,177200,91000"
st "SIGNAL atan_s  : std_logic_vector(31 DOWNTO 0) -- -- arctan LUT
"
)
)
*11 (Net
uid 31,0
name "init_s"
type "std_logic"
orderNo 9
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,91000,154400,92200"
st "SIGNAL init_s  : std_logic
"
)
)
*12 (Net
uid 33,0
name "load_s"
type "std_logic"
orderNo 10
declText (MLText
uid 34,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,92200,154400,93400"
st "SIGNAL load_s  : std_logic
"
)
)
*13 (Net
uid 35,0
name "as_s"
type "std_logic"
orderNo 11
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,93400,154400,94600"
st "SIGNAL as_s    : std_logic
"
)
)
*14 (Net
uid 43,0
name "clk"
type "std_logic"
orderNo 12
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,70600,149600,71800"
st "clk     : std_logic
"
)
)
*15 (PortIoIn
uid 53,0
shape (CompositeShape
uid 2170,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2171,0
sl 0
ro 270
xt "50000,68625,51500,69375"
)
(Line
uid 2172,0
sl 0
ro 270
xt "51500,69000,52000,69000"
pts [
"51500,69000"
"52000,69000"
]
)
]
)
tg (WTG
uid 2173,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2174,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "46500,68400,49000,69600"
st "reset"
ju 2
blo "49000,69400"
tm "WireNameMgr"
)
s (Text
uid 2175,0
va (VaSet
font "Arial,10,1"
)
xt "46500,69600,46500,69600"
ju 2
blo "46500,69600"
tm "SignalTypeMgr"
)
)
)
*16 (Net
uid 57,0
name "reset"
type "std_logic"
orderNo 13
declText (MLText
uid 58,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,71800,149600,73000"
st "reset   : std_logic
"
)
)
*17 (PortIoIn
uid 67,0
shape (CompositeShape
uid 2176,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2177,0
sl 0
xt "130625,8000,131375,9500"
)
(Line
uid 2178,0
sl 0
xt "131000,9500,131000,10000"
pts [
"131000,9500"
"131000,10000"
]
)
]
)
tg (WTG
uid 2179,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2180,0
ro 90
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "130400,-8600,131600,7000"
st "angle : (WIDTH-1 DOWNTO 0)"
ju 2
blo "130600,7000"
tm "WireNameMgr"
)
s (Text
uid 2181,0
ro 90
va (VaSet
font "Arial,10,1"
)
xt "130400,-8600,130400,-8600"
ju 2
blo "130400,-8600"
tm "SignalTypeMgr"
)
)
)
*18 (Net
uid 71,0
name "angle"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 14
declText (MLText
uid 72,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,73000,165800,74200"
st "angle   : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*19 (PortIoOut
uid 81,0
shape (CompositeShape
uid 2182,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2183,0
sl 0
ro 180
xt "78625,8000,79375,9500"
)
(Line
uid 2184,0
sl 0
ro 180
xt "79000,9500,79000,10000"
pts [
"79000,10000"
"79000,9500"
]
)
]
)
tg (WTG
uid 2185,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2186,0
ro 90
va (VaSet
isHidden 1
font "Arial,17,0"
)
xt "78050,-16600,79950,7000"
st "sin : (WIDTH-1 DOWNTO 0)"
ju 2
blo "78450,7000"
tm "WireNameMgr"
)
s (Text
uid 2187,0
ro 90
va (VaSet
font "Arial,17,0"
)
xt "78050,-16600,78050,-16600"
ju 2
blo "78050,-16600"
tm "SignalTypeMgr"
)
)
)
*20 (Net
uid 85,0
name "sin"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 15
declText (MLText
uid 86,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,74200,165800,75400"
st "sin     : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*21 (PortIoOut
uid 95,0
shape (CompositeShape
uid 2188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2189,0
sl 0
ro 180
xt "73625,8000,74375,9500"
)
(Line
uid 2190,0
sl 0
ro 180
xt "74000,9500,74000,10000"
pts [
"74000,10000"
"74000,9500"
]
)
]
)
tg (WTG
uid 2191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2192,0
ro 90
va (VaSet
isHidden 1
font "Arial,17,0"
)
xt "73050,-17100,74950,7000"
st "cos : (WIDTH-1 DOWNTO 0)"
ju 2
blo "73450,7000"
tm "WireNameMgr"
)
s (Text
uid 2193,0
ro 90
va (VaSet
font "Arial,17,0"
)
xt "73050,-17100,73050,-17100"
ju 2
blo "73050,-17100"
tm "SignalTypeMgr"
)
)
)
*22 (Net
uid 99,0
name "cos"
type "std_logic_vector"
bounds "(WIDTH-1 DOWNTO 0)"
orderNo 16
declText (MLText
uid 100,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,75400,165800,76600"
st "cos     : std_logic_vector(WIDTH-1 DOWNTO 0)
"
)
)
*23 (PortIoIn
uid 109,0
shape (CompositeShape
uid 2194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2195,0
sl 0
xt "146625,8000,147375,9500"
)
(Line
uid 2196,0
sl 0
xt "147000,9500,147000,10000"
pts [
"147000,9500"
"147000,10000"
]
)
]
)
tg (WTG
uid 2197,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2198,0
ro 90
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "146400,4800,147600,7000"
st "start"
ju 2
blo "146600,7000"
tm "WireNameMgr"
)
s (Text
uid 2199,0
ro 90
va (VaSet
font "Arial,10,1"
)
xt "146400,4800,146400,4800"
ju 2
blo "146400,4800"
tm "SignalTypeMgr"
)
)
)
*24 (Net
uid 113,0
name "start"
type "std_logic"
orderNo 17
declText (MLText
uid 114,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,76600,149600,77800"
st "start   : std_logic
"
)
)
*25 (PortIoOut
uid 123,0
shape (CompositeShape
uid 2200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2201,0
sl 0
ro 180
xt "151625,8000,152375,9500"
)
(Line
uid 2202,0
sl 0
ro 180
xt "152000,9500,152000,10000"
pts [
"152000,10000"
"152000,9500"
]
)
]
)
tg (WTG
uid 2203,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2204,0
ro 90
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "151400,4600,152600,7000"
st "done"
ju 2
blo "151600,7000"
tm "WireNameMgr"
)
s (Text
uid 2205,0
ro 90
va (VaSet
font "Arial,10,1"
)
xt "151400,4600,151400,4600"
ju 2
blo "151400,4600"
tm "SignalTypeMgr"
)
)
)
*26 (Net
uid 127,0
name "done"
type "std_logic"
orderNo 18
declText (MLText
uid 128,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "137000,77800,149600,79000"
st "done    : std_logic
"
)
)
*27 (SaComponent
uid 149,0
optionalChildren [
*28 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60625,34250,61375,35000"
)
n "ibus"
t "std_logic_vector"
b "(WIDTH-1 downto 0)"
o 1
r 1
d 0
st 0
s 0
sf 1
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 161,0
va (VaSet
)
xt "60000,35000,61900,36300"
st "ibus"
ju 2
blo "61900,36000"
)
)
)
*29 (CptPort
uid 162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 163,0
ro 90
va (VaSet
vasetType 1