⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 cslr_emiff.h

📁 dsp在音频处理中的运用
💻 H
📖 第 1 页 / 共 2 页
字号:
  /* CSL_EMIFF_EMRS0 */#define CSL_EMIFF_EMRS0_QFC_MASK      (0x00000004u)#define CSL_EMIFF_EMRS0_QFC_SHIFT     (0x00000002u)#define CSL_EMIFF_EMRS0_QFC_RESETVAL  (0x00000000u)#define CSL_EMIFF_EMRS0_DS_MASK       (0x00000002u)#define CSL_EMIFF_EMRS0_DS_SHIFT      (0x00000001u)#define CSL_EMIFF_EMRS0_DS_RESETVAL   (0x00000000u)#define CSL_EMIFF_EMRS0_DLL_MASK      (0x00000001u)#define CSL_EMIFF_EMRS0_DLL_SHIFT     (0x00000000u)#define CSL_EMIFF_EMRS0_DLL_RESETVAL  (0x00000000u)#define CSL_EMIFF_EMRS0_RESETVAL      (0x00000000u)  /* CSL_EMIFF_EMRS1 */#define CSL_EMIFF_EMRS1_TCSR_MASK     (0x00000018u)#define CSL_EMIFF_EMRS1_TCSR_SHIFT    (0x00000003u)#define CSL_EMIFF_EMRS1_TCSR_RESETVAL (0x00000000u)#define CSL_EMIFF_EMRS1_PASR_MASK     (0x00000007u)#define CSL_EMIFF_EMRS1_PASR_SHIFT    (0x00000000u)#define CSL_EMIFF_EMRS1_PASR_RESETVAL (0x00000000u)#define CSL_EMIFF_EMRS1_RESETVAL      (0x00000000u)  /* CSL_EMIFF_OPR */#define CSL_EMIFF_OPR_TOB4_MASK       (0xFE000000u)#define CSL_EMIFF_OPR_TOB4_SHIFT      (0x00000019u)#define CSL_EMIFF_OPR_TOB4_RESETVAL   (0x00000000u)#define CSL_EMIFF_OPR_TOB3_MASK       (0x01FC0000u)#define CSL_EMIFF_OPR_TOB3_SHIFT      (0x00000012u)#define CSL_EMIFF_OPR_TOB3_RESETVAL   (0x00000000u)#define CSL_EMIFF_OPR_TOB2_MASK       (0x0003F800u)#define CSL_EMIFF_OPR_TOB2_SHIFT      (0x0000000Bu)#define CSL_EMIFF_OPR_TOB2_RESETVAL   (0x00000000u)#define CSL_EMIFF_OPR_TOB1_MASK       (0x000007F0u)#define CSL_EMIFF_OPR_TOB1_SHIFT      (0x00000004u)#define CSL_EMIFF_OPR_TOB1_RESETVAL   (0x00000000u)#define CSL_EMIFF_OPR_OPMODE_MASK     (0x0000000Cu)#define CSL_EMIFF_OPR_OPMODE_SHIFT    (0x00000002u)#define CSL_EMIFF_OPR_OPMODE_RESETVAL (0x00000001u)#define CSL_EMIFF_OPR_SDRPWR_MASK     (0x00000002u)#define CSL_EMIFF_OPR_SDRPWR_SHIFT    (0x00000001u)#define CSL_EMIFF_OPR_SDRPWR_RESETVAL (0x00000000u)#define CSL_EMIFF_OPR_SDRTYPE_MASK    (0x00000001u)#define CSL_EMIFF_OPR_SDRTYPE_SHIFT   (0x00000000u)#define CSL_EMIFF_OPR_SDRTYPE_RESETVAL                                    \          (0x00000000u)#define CSL_EMIFF_OPR_RESETVAL        (0x00000004u)  /* CSL_EMIFF_MCR */#define CSL_EMIFF_MCR_SDRCMD_MASK     (0x0000000Fu)#define CSL_EMIFF_MCR_SDRCMD_SHIFT    (0x00000000u)#define CSL_EMIFF_MCR_SDRCMD_RESETVAL (0x00000000u)#define CSL_EMIFF_MCR_RESETVAL        (0x00000000u)  /* CSL_EMIFF_DAPTR1 */#define CSL_EMIFF_DAPTR1_DMA_MASK     (0x000000FFu)#define CSL_EMIFF_DAPTR1_DMA_SHIFT    (0x00000000u)#define CSL_EMIFF_DAPTR1_DMA_RESETVAL (0x00000000u)#define CSL_EMIFF_DAPTR1_RESETVAL     (0x00000000u)  /* CSL_EMIFF_DAPTR2 */#define CSL_EMIFF_DAPTR2_DSP_MASK     (0x00FF0000u)#define CSL_EMIFF_DAPTR2_DSP_SHIFT    (0x00000010u)#define CSL_EMIFF_DAPTR2_DSP_RESETVAL (0x00000000u)#define CSL_EMIFF_DAPTR2_LCD_MASK     (0x000000FFu)#define CSL_EMIFF_DAPTR2_LCD_SHIFT    (0x00000000u)#define CSL_EMIFF_DAPTR2_LCD_RESETVAL (0x00000000u)#define CSL_EMIFF_DAPTR2_RESETVAL     (0x00000000u)  /* CSL_EMIFF_DAPTR3 */#define CSL_EMIFF_DAPTR3_OCPI_MASK    (0x000000FFu)#define CSL_EMIFF_DAPTR3_OCPI_SHIFT   (0x00000000u)#define CSL_EMIFF_DAPTR3_OCPI_RESETVAL                                    \          (0x00000000u)#define CSL_EMIFF_DAPTR3_RESETVAL     (0x00000000u)  /* CSL_EMIFF_AAR */#define CSL_EMIFF_AAR_ABADDR_MASK     (0xFFFFFFFFu)#define CSL_EMIFF_AAR_ABADDR_SHIFT    (0x00000000u)#define CSL_EMIFF_AAR_ABADDR_RESETVAL (0x00000000u)#define CSL_EMIFF_AAR_RESETVAL        (0x00000000u)  /* CSL_EMIFF_ATR */#define CSL_EMIFF_ATR_HOSTID_MASK     (0x00000006u)#define CSL_EMIFF_ATR_HOSTID_SHIFT    (0x00000001u)#define CSL_EMIFF_ATR_HOSTID_RESETVAL (0x00000000u)#define CSL_EMIFF_ATR_ABFLAG_MASK     (0x00000001u)#define CSL_EMIFF_ATR_ABFLAG_SHIFT    (0x00000000u)#define CSL_EMIFF_ATR_ABFLAG_RESETVAL (0x00000000u)#define CSL_EMIFF_ATR_RESETVAL        (0x00000000u)  /* CSL_EMIFF_DLRDSR */#define CSL_EMIFF_DLRDSR_DLLCNT_MASK  (0x0000FF00u)#define CSL_EMIFF_DLRDSR_DLLCNT_SHIFT (0x00000008u)#define CSL_EMIFF_DLRDSR_DLLCNT_RESETVAL                                  \          (0x00000000u)#define CSL_EMIFF_DLRDSR_LOCK_MASK    (0x00000004u)#define CSL_EMIFF_DLRDSR_LOCK_SHIFT   (0x00000002u)#define CSL_EMIFF_DLRDSR_LOCK_RESETVAL                                    \          (0x00000000u)#define CSL_EMIFF_DLRDSR_UDF_MASK     (0x00000002u)#define CSL_EMIFF_DLRDSR_UDF_SHIFT    (0x00000001u)#define CSL_EMIFF_DLRDSR_UDF_RESETVAL (0x00000000u)#define CSL_EMIFF_DLRDSR_OVF_MASK     (0x00000001u)#define CSL_EMIFF_DLRDSR_OVF_SHIFT    (0x00000000u)#define CSL_EMIFF_DLRDSR_OVF_RESETVAL (0x00000000u)#define CSL_EMIFF_DLRDSR_RESETVAL     (0x00000000u)  /* CSL_EMIFF_DURDCR */#define CSL_EMIFF_DURDCR_RDOFF_MASK   (0x03F00000u)#define CSL_EMIFF_DURDCR_RDOFF_SHIFT  (0x00000014u)#define CSL_EMIFF_DURDCR_RDOFF_RESETVAL                                   \          (0x00000000u)#define CSL_EMIFF_DURDCR_DLY_MASK     (0x0000FF00u)#define CSL_EMIFF_DURDCR_DLY_SHIFT    (0x00000008u)#define CSL_EMIFF_DURDCR_DLY_RESETVAL (0x00000000u)#define CSL_EMIFF_DURDCR_LDDLL_MASK   (0x00000008u)#define CSL_EMIFF_DURDCR_LDDLL_SHIFT  (0x00000003u)#define CSL_EMIFF_DURDCR_LDDLL_RESETVAL                                   \          (0x00000000u)#define CSL_EMIFF_DURDCR_DLLPH_MASK   (0x00000004u)#define CSL_EMIFF_DURDCR_DLLPH_SHIFT  (0x00000002u)#define CSL_EMIFF_DURDCR_DLLPH_RESETVAL                                   \          (0x00000000u)#define CSL_EMIFF_DURDCR_ENADLL_MASK  (0x00000002u)#define CSL_EMIFF_DURDCR_ENADLL_SHIFT (0x00000001u)#define CSL_EMIFF_DURDCR_ENADLL_RESETVAL                                  \          (0x00000000u)#define CSL_EMIFF_DURDCR_RESETVAL     (0x00000000u)  /* CSL_EMIFF_DURDSR */#define CSL_EMIFF_DURDSR_DLLCNT_MASK  (0x0000FF00u)#define CSL_EMIFF_DURDSR_DLLCNT_SHIFT (0x00000008u)#define CSL_EMIFF_DURDSR_DLLCNT_RESETVAL                                  \          (0x00000000u)#define CSL_EMIFF_DURDSR_LOCK_MASK    (0x00000004u)#define CSL_EMIFF_DURDSR_LOCK_SHIFT   (0x00000002u)#define CSL_EMIFF_DURDSR_LOCK_RESETVAL                                    \          (0x00000000u)#define CSL_EMIFF_DURDSR_UDF_MASK     (0x00000002u)#define CSL_EMIFF_DURDSR_UDF_SHIFT    (0x00000001u)#define CSL_EMIFF_DURDSR_UDF_RESETVAL (0x00000000u)#define CSL_EMIFF_DURDSR_OVF_MASK     (0x00000001u)#define CSL_EMIFF_DURDSR_OVF_SHIFT    (0x00000000u)#define CSL_EMIFF_DURDSR_OVF_RESETVAL (0x00000000u)#define CSL_EMIFF_DURDSR_RESETVAL     (0x00000000u)  /* CSL_EMIFF_EMRS2 */#define CSL_EMIFF_EMRS2_RESETVAL      (0x00000000u)  /* CSL_EMIFF_DLRDCR */#define CSL_EMIFF_DLRDCR_RDOFF_MASK   (0x03F00000u)#define CSL_EMIFF_DLRDCR_RDOFF_SHIFT  (0x00000014u)#define CSL_EMIFF_DLRDCR_RDOFF_RESETVAL                                   \          (0x00000000u)#define CSL_EMIFF_DLRDCR_DLY_MASK     (0x0000FF00u)#define CSL_EMIFF_DLRDCR_DLY_SHIFT    (0x00000008u)#define CSL_EMIFF_DLRDCR_DLY_RESETVAL (0x00000000u)#define CSL_EMIFF_DLRDCR_LDDLL_MASK   (0x00000008u)#define CSL_EMIFF_DLRDCR_LDDLL_SHIFT  (0x00000003u)#define CSL_EMIFF_DLRDCR_LDDLL_RESETVAL                                   \          (0x00000000u)#define CSL_EMIFF_DLRDCR_DLLPH_MASK   (0x00000004u)#define CSL_EMIFF_DLRDCR_DLLPH_SHIFT  (0x00000002u)#define CSL_EMIFF_DLRDCR_DLLPH_RESETVAL                                   \          (0x00000000u)#define CSL_EMIFF_DLRDCR_ENADLL_MASK  (0x00000002u)#define CSL_EMIFF_DLRDCR_ENADLL_SHIFT (0x00000001u)#define CSL_EMIFF_DLRDCR_ENADLL_RESETVAL                                  \          (0x00000000u)#define CSL_EMIFF_DLRDCR_RESETVAL     (0x00000000u)#endif

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -