📄 lcd1.lst
字号:
613 1 ;
614 1 ;-------------------------------------------------------
615 1 ; Timer B2 interrupt control register
616 1 ;-------------------------------------------------------
617 0000005Ch 1 tb2ic .equ 005ch
618 1 ;
619 0,0000005Ch 1 ilvl0_tb2ic .btequ 0,tb2ic ; Interrupt priority level select bit
620 1,0000005Ch 1 ilvl1_tb2ic .btequ 1,tb2ic ; Interrupt priority level select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER * SOURCE LIST Fri Jun 09 17:26:28 2006 PAGE 011
SEQ. LOC. OBJ. 0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4
621 2,0000005Ch 1 ilvl2_tb2ic .btequ 2,tb2ic ; Interrupt priority level select bit
622 3,0000005Ch 1 ir_tb2ic .btequ 3,tb2ic ; Interrupt request bit
623 1 ;
624 1 ;-------------------------------------------------------
625 1 ; INT0 interrupt control register
626 1 ;-------------------------------------------------------
627 0000005Dh 1 int0ic .equ 005dh
628 1 ;
629 0,0000005Dh 1 ilvl0_int0ic .btequ 0,int0ic ; Interrupt priority level select bit
630 1,0000005Dh 1 ilvl1_int0ic .btequ 1,int0ic ; Interrupt priority level select bit
631 2,0000005Dh 1 ilvl2_int0ic .btequ 2,int0ic ; Interrupt priority level select bit
632 3,0000005Dh 1 ir_int0ic .btequ 3,int0ic ; Interrupt request bit
633 4,0000005Dh 1 pol_int0ic .btequ 4,int0ic ; Polarity select bit
634 1 ;
635 1 ;-------------------------------------------------------
636 1 ; INT1 interrupt control register
637 1 ;-------------------------------------------------------
638 0000005Eh 1 int1ic .equ 005eh
639 1 ;
640 0,0000005Eh 1 ilvl0_int1ic .btequ 0,int1ic ; Interrupt priority level select bit
641 1,0000005Eh 1 ilvl1_int1ic .btequ 1,int1ic ; Interrupt priority level select bit
642 2,0000005Eh 1 ilvl2_int1ic .btequ 2,int1ic ; Interrupt priority level select bit
643 3,0000005Eh 1 ir_int1ic .btequ 3,int1ic ; Interrupt request bit
644 4,0000005Eh 1 pol_int1ic .btequ 4,int1ic ; Polarity select bit
645 1 ;
646 1 ;-------------------------------------------------------
647 1 ; INT2 interrupt control register
648 1 ;-------------------------------------------------------
649 0000005Fh 1 int2ic .equ 005fh
650 1 ;
651 0,0000005Fh 1 ilvl0_int2ic .btequ 0,int2ic ; Interrupt priority level select bit
652 1,0000005Fh 1 ilvl1_int2ic .btequ 1,int2ic ; Interrupt priority level select bit
653 2,0000005Fh 1 ilvl2_int2ic .btequ 2,int2ic ; Interrupt priority level select bit
654 3,0000005Fh 1 ir_int2ic .btequ 3,int2ic ; Interrupt request bit
655 4,0000005Fh 1 pol_int2ic .btequ 4,int2ic ; Polarity select bit
656 1 ;
657 1 ;-------------------------------------------------------
658 1 ; Flash identification register
659 1 ;-------------------------------------------------------
660 000001B4h 1 fidr .equ 01b4h
661 1 ;
662 0,000001B4h 1 fidr0 .btequ 0,fidr ; Flash module type identification value
663 1,000001B4h 1 fidr1 .btequ 1,fidr ; Flash module type identification value
664 1 ;
665 1 ;-------------------------------------------------------
666 1 ; Flash memory control register 1
667 1 ;-------------------------------------------------------
668 000001B5h 1 fmr1 .equ 01b5h
669 1 ;
670 1,000001B5h 1 fmr11 .btequ 1,fmr1 ; EW1 mode select bit
671 6,000001B5h 1 fmr16 .btequ 6,fmr1 ; Lock bit status flag
672 1 ;
673 1 ;-------------------------------------------------------
674 1 ; Flash memory control register 0
675 1 ;-------------------------------------------------------
676 000001B7h 1 fmr0 .equ 01b7h
677 1 ;
678 0,000001B7h 1 fmr00 .btequ 0,fmr0 ; RY/BY~ status flag
679 1,000001B7h 1 fmr01 .btequ 1,fmr0 ; EW0 mode select bit
680 2,000001B7h 1 fmr02 .btequ 2,fmr0 ; Lock bit disable bit
681 3,000001B7h 1 fmstp .btequ 3,fmr0 ; Flash memory stop bit
682 5,000001B7h 1 fmr05 .btequ 5,fmr0 ; User ROM area select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER * SOURCE LIST Fri Jun 09 17:26:28 2006 PAGE 012
SEQ. LOC. OBJ. 0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4
683 6,000001B7h 1 fmr06 .btequ 6,fmr0 ; Program status flag
684 7,000001B7h 1 fmr07 .btequ 7,fmr0 ; Erase status flag
685 1 ;
686 1 ;-------------------------------------------------------
687 1 ; Address match interrupt register 2
688 1 ;-------------------------------------------------------
689 000001B8h 1 rmad2 .equ 01b8h
690 000001B8h 1 rmad2l .equ rmad2 ; Address match interrupt register 2L
691 000001B9h 1 rmad2m .equ rmad2+1 ; Address match interrupt register 2M
692 000001BAh 1 rmad2h .equ rmad2+2 ; Address match interrupt register 2H
693 1 ;
694 1 ;-------------------------------------------------------
695 1 ; Address match interrupt enable register 2
696 1 ;-------------------------------------------------------
697 000001BBh 1 aier2 .equ 01bbh
698 1 ;
699 0,000001BBh 1 aier20 .btequ 0,aier2 ; Address match interrupt 2 enable bit
700 1,000001BBh 1 aier21 .btequ 1,aier2 ; Address match interrupt 3 enable bit
701 1 ;
702 1 ;-------------------------------------------------------
703 1 ; Address match interrupt register 3
704 1 ;-------------------------------------------------------
705 000001BCh 1 rmad3 .equ 01bch
706 000001BCh 1 rmad3l .equ rmad3 ; Address match interrupt register 3L
707 000001BDh 1 rmad3m .equ rmad3+1 ; Address match interrupt register 3M
708 000001BEh 1 rmad3h .equ rmad3+2 ; Address match interrupt register 3H
709 1 ;
710 1 ;-------------------------------------------------------
711 1 ; Peripheral clock select register
712 1 ;-------------------------------------------------------
713 0000025Eh 1 pclkr .equ 025eh
714 1 ;
715 0,0000025Eh 1 pclk0 .btequ 0,pclkr ; TimerA,B clock select bit
716 1,0000025Eh 1 pclk1 .btequ 1,pclkr ; SI/O clock select bit
717 1 ;
718 1 ;-------------------------------------------------------
719 1 ; Timer B3,B4,B5 count start flag
720 1 ;-------------------------------------------------------
721 00000340h 1 tbsr .equ 0340h
722 1 ;
723 5,00000340h 1 tb3s .btequ 5,tbsr ; Timer B3 count start flag
724 6,00000340h 1 tb4s .btequ 6,tbsr ; Timer B4 count start flag
725 7,00000340h 1 tb5s .btequ 7,tbsr ; Timer B5 count start flag
726 1 ;
727 1 ;--------------------------------------------------------------
728 1 ; Timer A1-1 register : Read and write data in 16-bit unit.
729 1 ;--------------------------------------------------------------
730 00000342h 1 ta11 .equ 0342h
731 1 ;
732 1 ;--------------------------------------------------------------
733 1 ; Timer A2-1 register : Read and write data in 16-bit unit.
734 1 ;--------------------------------------------------------------
735 00000344h 1 ta21 .equ 0344h
736 1 ;
737 1 ;--------------------------------------------------------------
738 1 ; Timer A4-1 register : Read and write data in 16-bit unit.
739 1 ;--------------------------------------------------------------
740 00000346h 1 ta41 .equ 0346h
741 1 ;
742 1 ;-------------------------------------------------------
743 1 ; Three-phase PWM control register 0
744 1 ;-------------------------------------------------------
* R8C/Tiny,M16C/60 SERIES ASSEMBLER * SOURCE LIST Fri Jun 09 17:26:28 2006 PAGE 013
SEQ. LOC. OBJ. 0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4
745 00000348h 1 invc0 .equ 0348h
746 1 ;
747 0,00000348h 1 inv00 .btequ 0,invc0 ; Effective interrupt output polarity select
748 1,00000348h 1 inv01 .btequ 1,invc0 ; Effective interrupt output specification b
749 2,00000348h 1 inv02 .btequ 2,invc0 ; Mode select bit
750 3,00000348h 1 inv03 .btequ 3,invc0 ; Output control bit
751 4,00000348h 1 inv04 .btequ 4,invc0 ; Positive and negative phases concurrent L
752 5,00000348h 1 inv05 .btequ 5,invc0 ; Positive and negative phases concurrent L
753 6,00000348h 1 inv06 .btequ 6,invc0 ; Modulation mode select bit
754 7,00000348h 1 inv07 .btequ 7,invc0 ; Software trigger bit
755 1 ;
756 1 ;-------------------------------------------------------
757 1 ; Three-phase PWM control register 1
758 1 ;-------------------------------------------------------
759 0⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -