address_gen.syr

总体演示程序DEMO_FPGA.rar

Release 7.1.01i - xst H.39
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.67 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.67 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: address_gen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "address_gen.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "address_gen"
Output Format                      : NGC
Target Device                      : xc2s100e-6-pq208

---- Source Options
Top Module Name                    : address_gen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : address_gen.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/DEMO_FPGA/address_gen.vhd" in Library work.
Entity <address_gen> compiled.
Entity <address_gen> (Architecture <page_information>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <address_gen> (Architecture <page_information>).
Entity <address_gen> analyzed. Unit <address_gen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <address_gen>.
    Related source file is "E:/DEMO_FPGA/address_gen.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <$n0001> created at line 85.
    Found 3-bit comparator less for signal <$n0002> created at line 53.
    Found 6-bit comparator less for signal <$n0003> created at line 64.
    Found 6-bit comparator less for signal <$n0004> created at line 74.
    Found 6-bit adder for signal <$n0010> created at line 51.
    Found 3-bit adder for signal <$n0011> created at line 54.
    Found 3-bit register for signal <delay_a>.
    Found 6-bit register for signal <reg_c>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <address_gen> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 st0   | 000
 st1   | 001
 st2   | 010
 st3   | 011
 st4   | 100
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 3
 3-bit adder                       : 1
 6-bit adder                       : 1
 6-bit subtractor                  : 1
# Registers                        : 5
 1-bit register                    : 3
 3-bit register                    : 1
 6-bit register                    : 1
# Comparators                      : 3
 3-bit comparator less             : 1
 6-bit comparator less             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <address_gen> ...
WARNING:Xst:1710 - FF/Latch  <reg_c_5> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg_c_0> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1710 - FF/Latch  <reg_c_1> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg_c_2> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg_c_3> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg_c_4> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <delay_a_1> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <delay_a_0> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <delay_a_2> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <current_state_FFd1> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <current_state_FFd3> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <current_state_FFd2> is unconnected in block <address_gen>.
WARNING:Xst:1710 - FF/Latch  <reg_c_5> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg_c_0> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1710 - FF/Latch  <reg_c_1> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg_c_2> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg_c_3> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg_c_4> (without init value) has a constant value of 1 in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <delay_a_1> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <delay_a_0> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <current_state_FFd1> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <current_state_FFd3> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <delay_a_2> is unconnected in block <address_gen>.
WARNING:Xst:1291 - FF/Latch <current_state_FFd2> is unconnected in block <address_gen>.
Loading device for application Rf_Device from file '2s100e.nph' in environment E:/Program/EDA/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block address_gen, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : address_gen.ngr
Top Level Output File Name         : address_gen
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 7

Macro Statistics :
# Registers                        : 4
#      1-bit register              : 3
#      6-bit register              : 1
# Adders/Subtractors               : 2
#      6-bit adder                 : 1
#      6-bit subtractor            : 1
# Comparators                      : 3
#      3-bit comparator less       : 1
#      6-bit comparator less       : 2

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s100epq208-6 

 Number of bonded IOBs:                  7  out of    146     4%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
CPU : 11.31 / 12.11 s | Elapsed : 11.00 / 12.00 s
 
--> 

Total memory usage is 87460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    1 (   0 filtered)