📄 coregen.rsp
字号:
NEWPROJECT e:\demo_fpga
SETPROJECT e:\demo_fpga
SET BusFormat = BusFormatAngleBracketNotRipped
SET devicefamily = Spartan2
SET device = xc2s100e
SET package = pq208
SET speedgrade = -6
SET FlowVendor = Foundation_iSE
SET OutputOption = OutputProducts
SET OutputProducts = ImpNetlist;ASYSymbol;VHDLSim;VerilogSim
SET SimulationOutputProducts = Verilog VHDL
SET LockProjectProps = false
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -