page1.syr

总体演示程序DEMO_FPGA.rar

Release 7.1.01i - xst H.39
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.81 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.81 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: page1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "page1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "page1"
Output Format                      : NGC
Target Device                      : xc2s100e-6-pq208

---- Source Options
Top Module Name                    : page1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : page1.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/DEMO_FPGA/page_dclk.vhd" in Library work.
Entity <page1> compiled.
Entity <page1> (Architecture <digital_clock>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <page1> (Architecture <digital_clock>).
Entity <page1> analyzed. Unit <page1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <page1>.
    Related source file is "E:/DEMO_FPGA/page_dclk.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <dout>.
Unit <page1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                          : 1
 8-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <page1> ...
Loading device for application Rf_Device from file '2s100e.nph' in environment E:/Program/EDA/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block page1, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : page1.ngr
Top Level Output File Name         : page1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 50

Cell Usage :
# BELS                             : 34
#      LUT2                        : 6
#      LUT3                        : 5
#      LUT4                        : 23
# FlipFlops/Latches                : 8
#      LD                          : 8
# IO Buffers                       : 50
#      IBUF                        : 42
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s100epq208-6 

 Number of Slices:                      20  out of   1200     1%  
 Number of Slice Flip Flops:             8  out of   2400     0%  
 Number of 4 input LUTs:                34  out of   2400     1%  
 Number of bonded IOBs:                 50  out of    146    34%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0001(_n00012:O)                  | NONE(*)(dout_1)        | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 8.015ns
   Maximum output required time after clock: 6.613ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n00012:O'
  Total number of paths / destination ports: 116 / 8
-------------------------------------------------------------------------
Offset:              8.015ns (Levels of Logic = 4)
  Source:            addr<0> (PAD)
  Destination:       dout_5 (LATCH)
  Destination Clock: _n00012:O falling

  Data Path: addr<0> to dout_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.797   2.650  addr_0_IBUF (addr_0_IBUF)
     LUT4:I3->O            4   0.468   1.520  _n0002<1>147 (CHOICE433)
     LUT3:I2->O            1   0.468   0.920  _n0002<1>161 (CHOICE435)
     LUT4:I2->O            1   0.468   0.000  _n0002<1>173 (N119)
     LD:D                      0.724          dout_1
    ----------------------------------------
    Total                      8.015ns (2.925ns logic, 5.090ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n00012:O'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.613ns (Levels of Logic = 1)
  Source:            dout_7 (LATCH)
  Destination:       dout<7> (PAD)
  Source Clock:      _n00012:O falling

  Data Path: dout_7 to dout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   1.091   0.920  dout_7 (dout_7)
     OBUF:I->O                 4.602          dout_7_OBUF (dout<7>)
    ----------------------------------------
    Total                      6.613ns (5.693ns logic, 0.920ns route)
                                       (86.1% logic, 13.9% route)

=========================================================================
CPU : 13.24 / 14.21 s | Elapsed : 13.00 / 14.00 s
 
--> 

Total memory usage is 87460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)