📄 s4stp.mdl
字号:
Points [0, 0]
Branch {
Points [35, 0; 0, -75]
DstBlock "out_psids"
DstPort 1
}
Branch {
Points [35, 0; 0, 60]
DstBlock "Mux3"
DstPort 1
}
Branch {
Points [35, 0; 0, -25]
DstBlock "Mux4"
DstPort 1
}
Branch {
Points [35, 0; 0, 60; -375, 0]
DstBlock "Mux"
DstPort 3
}
}
Line {
SrcBlock "Fcn3"
SrcPort 1
Points [0, 0]
Branch {
Points [55, 0; 0, -45; -270, 0; 0, -30]
DstBlock "Mux4"
DstPort 2
}
Branch {
Points [55, 0; 0, 140; -670, 0; 0, -40]
DstBlock "Mux1"
DstPort 3
}
Branch {
Points [55, 0; 0, -135; -670, 0; 0, 30]
DstBlock "Mux"
DstPort 1
}
Branch {
Points [55, 0; 0, 140; -285, 0; 0, -40]
DstBlock "Mux2"
DstPort 2
}
}
Line {
SrcBlock "Mux1"
SrcPort 1
DstBlock "Fcn2"
DstPort 1
}
Line {
SrcBlock "psidr'_"
SrcPort 1
Points [0, 0]
Branch {
Points [35, 0; 0, -30]
DstBlock "out_psidr'"
DstPort 1
}
Branch {
Points [35, 0; 0, -60; -390, 0; 0, 35]
DstBlock "Mux1"
DstPort 1
}
Branch {
Points [35, 0; 0, -60]
DstBlock "Mux3"
DstPort 2
}
Branch {
DstBlock "Mux2"
DstPort 1
}
}
Line {
SrcBlock "Mux2"
SrcPort 1
DstBlock "Fcn5"
DstPort 1
}
Annotation {
Position [652, 127]
VerticalAlignment top
Text "ids"
}
Annotation {
Position [432, 132]
VerticalAlignment top
Text "psids"
}
Annotation {
Position [717, 207]
VerticalAlignment top
Text "psiqm"
}
Annotation {
Position [652, 299]
VerticalAlignment top
Text "idr'"
}
Annotation {
Position [442, 283]
VerticalAlignment top
Text "psidr'"
}
}
}
Block {
BlockType Product
Name "Prod"
Position [160, 124, 180, 146]
Orientation left
Inputs "2"
}
Block {
BlockType Product
Name "Prod1"
Position [160, 173, 180, 197]
Orientation left
Inputs "2"
}
Block {
BlockType SubSystem
Name "Qaxis"
Position [150, 45, 185, 100]
ShowPortLabels off
System {
Name "Qaxis"
Location [368, 432, 1200, 846]
Open off
ScreenColor white
Block {
BlockType Inport
Name "in_vqs"
Position [45, 135, 65, 155]
Port "1"
PortWidth "-1"
SampleTime "-1"
}
Block {
BlockType Inport
Name "(wr-we)*psidr'/wb"
Position [55, 295, 75, 315]
Port "2"
PortWidth "-1"
SampleTime "-1"
}
Block {
BlockType Inport
Name "in_psids"
Position [45, 175, 65, 195]
Port "3"
PortWidth "-1"
SampleTime "-1"
}
Block {
BlockType Fcn
Name "Fcn"
Position [140, 141, 380, 169]
Expr "wb*(u[2]-(we/wb)*u[4]+(rs/xls)*(u[1]-u[3"
"]))"
}
Block {
BlockType Fcn
Name "Fcn2"
Position [200, 289, 380, 321]
Expr "wb*(u[2] +(rpr/xplr)*(u[3]-u[1]))"
}
Block {
BlockType Fcn
Name "Fcn3"
Position [540, 212, 690, 248]
Expr "xM*(u[1]/xls+u[2]/xplr)"
}
Block {
BlockType Fcn
Name "Fcn4"
Position [550, 131, 640, 159]
Expr "(u[1]-u[2])/xls"
}
Block {
BlockType Fcn
Name "Fcn5"
Position [545, 305, 640, 335]
Expr "(u[1]-u[2])/xplr"
}
Block {
BlockType Mux
Name "Mux"
Position [105, 113, 125, 197]
Inputs "4"
}
Block {
BlockType Mux
Name "Mux1"
Position [120, 267, 140, 343]
Inputs "3"
}
Block {
BlockType Mux
Name "Mux2"
Position [505, 291, 525, 344]
Inputs "2"
}
Block {
BlockType Mux
Name "Mux3"
Position [500, 198, 520, 262]
Inputs "2"
}
Block {
BlockType Mux
Name "Mux4"
Position [505, 119, 525, 166]
Inputs "2"
}
Block {
BlockType Integrator
Name "psiqr'_"
Position [400, 290, 425, 320]
ExternalReset none
InitialConditionSource internal
InitialCondition "Psipqro"
LimitOutput off
UpperSaturationLimit "inf"
LowerSaturationLimit "-inf"
ShowSaturationPort off
ShowStatePort off
AbsoluteTolerance "auto"
}
Block {
BlockType Integrator
Name "psiqs_"
Position [395, 140, 420, 170]
ExternalReset none
InitialConditionSource internal
InitialCondition "Psiqso"
LimitOutput off
UpperSaturationLimit "inf"
LowerSaturationLimit "-inf"
ShowSaturationPort off
ShowStatePort off
AbsoluteTolerance "auto"
}
Block {
BlockType Outport
Name "out_psiqs"
Position [790, 70, 810, 90]
Port "1"
OutputWhenDisabled held
InitialOutput "0"
}
Block {
BlockType Outport
Name "out_iqs"
Position [790, 135, 810, 155]
Port "2"
OutputWhenDisabled held
InitialOutput "0"
}
Block {
BlockType Outport
Name "out_iqr'"
Position [790, 310, 810, 330]
Port "3"
OutputWhenDisabled held
InitialOutput "0"
}
Block {
BlockType Outport
Name "out_psiqr'"
Position [790, 265, 810, 285]
Port "4"
OutputWhenDisabled held
InitialOutput "0"
}
Line {
SrcBlock "in_psids"
SrcPort 1
DstBlock "Mux"
DstPort 4
}
Line {
SrcBlock "Fcn5"
SrcPort 1
DstBlock "out_iqr'"
DstPort 1
}
Line {
SrcBlock "(wr-we)*psidr'/wb"
SrcPort 1
DstBlock "Mux1"
DstPort 2
}
Line {
SrcBlock "in_vqs"
SrcPort 1
DstBlock "Mux"
DstPort 2
}
Line {
SrcBlock "Fcn4"
SrcPort 1
DstBlock "out_iqs"
DstPort 1
}
Line {
SrcBlock "Mux"
SrcPort 1
DstBlock "Fcn"
DstPort 1
}
Line {
SrcBlock "Fcn"
SrcPort 1
DstBlock "psiqs_"
DstPort 1
}
Line {
SrcBlock "Fcn2"
SrcPort 1
DstBlock "psiqr'_"
DstPort 1
}
Line {
SrcBlock "Mux3"
SrcPort 1
DstBlock "Fcn3"
DstPort 1
}
Line {
SrcBlock "Mux4"
SrcPort 1
DstBlock "Fcn4"
DstPort 1
}
Line {
SrcBlock "psiqs_"
SrcPort 1
Points [0, 0]
Branch {
Points [35, 0; 0, -75]
DstBlock "out_psiqs"
DstPort 1
}
Branch {
Points [35, 0; 0, 60]
DstBlock "Mux3"
DstPort 1
}
Branch {
Points [35, 0; 0, -25]
DstBlock "Mux4"
DstPort 1
}
Branch {
Points [10, 0; 0, 60; -350, 0; 0, -50]
DstBlock "Mux"
DstPort 3
}
}
Line {
SrcBlock "Fcn3"
SrcPort 1
Points [0, 0]
Branch {
Points [55, 0; 0, -45; -270, 0; 0, -30]
DstBlock "Mux4"
DstPort 2
}
Branch {
Points [55, 0; 0, 140; -660, 0; 0, -40]
DstBlock "Mux1"
DstPort 3
}
Branch {
Points [55, 0; 0, -135; -670, 0; 0, 30]
DstBlock "Mux"
DstPort 1
}
Branch {
Points [55, 0; 0, 140; -285, 0; 0, -40]
DstBlock "Mux2"
DstPort 2
}
}
Line {
SrcBlock "Mux1"
SrcPort 1
DstBlock "Fcn2"
DstPort 1
}
Line {
SrcBlock "psiqr'_"
SrcPort 1
Points [0, 0]
Branch {
Points [40, 0; 0, -30]
DstBlock "out_psiqr'"
DstPort 1
}
Branch {
Points [40, 0; 0, -60; -380, 0; 0, 35]
DstBlock "Mux1"
DstPort 1
}
Branch {
Points [40, 0; 0, -60]
DstBlock "Mux3"
DstPort 2
}
Branch {
DstBlock "Mux2"
DstPort 1
}
}
Line {
SrcBlock "Mux2"
SrcPort 1
DstBlock "Fcn5"
DstPort 1
}
Annotation {
Position [657, 132]
VerticalAlignment top
Text "iqs"
}
Annotation {
Position [437, 137]
VerticalAlignment top
Text "psiqs"
}
Annotation {
Position [722, 212]
VerticalAlignment top
Text "psiqm"
}
Annotation {
Position [657, 304]
VerticalAlignment top
Text "iqr'"
}
Annotation {
Position [447, 288]
VerticalAlignment top
Text "psiqr'"
}
}
}
Block {
BlockType SubSystem
Name "Rotor"
Position [385, 114, 425, 186]
Orientation left
ShowPortLabels off
System {
Name "Rotor"
Location [219, 388, 854, 634]
Open off
ScreenColor white
Block {
BlockType Inport
Name "in_psidse"
Position [60, 40, 80, 60]
Port "1"
PortWidth "-1"
SampleTime "-1"
}
Block {
BlockType Inport
Name "in_iqse"
Position [60, 80, 80, 100]
Port "2"
PortWidth "-1"
SampleTime "-1"
}
Block {
BlockType Inport
Name "in_psiqse"
Position [60, 120, 80, 140]
Port "3"
PortWidth "-1"
SampleTime "-1"
}
Block {
BlockType Inport
Name "in_idse"
Position [60, 160, 80, 180]
Port "4"
PortWidth "-1"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -