ch7example11.mdl

清华大学出版社 邵玉斌编写的《通信系统建模与仿真实例分析》一书的所有MATLAB和SIMULINK代码

		  Name			  "Sum"
		  Ports			  [2, 1]
		  Position		  [200, 125, 220, 145]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  Position		  [230, 150, 255, 190]
		  Orientation		  "left"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1Next"
		  Position		  [360, 33, 390, 47]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2ToSum"
		  Position		  [360, 123, 390, 137]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "InX(t)"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    DstBlock		    "Integer Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Product2\n系数"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Integer Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Out1Next"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30; -260, 0]
		    DstBlock		    "Product1\n采样"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product2\n系数"
		  SrcPort		  1
		  DstBlock		  "Out2ToSum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "InErr"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product1\n采样"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2Clock"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Product1\n采样"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  Points		  [-15, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "Unit Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product2\n系数"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Annotation {
		  Name			  "累加器"
		  Position		  [276, 183]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem1"
	      Ports		      [3, 2]
	      Position		      [260, 24, 340, 66]
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      System {
		Name			"Subsystem1"
		Location		[0, 82, 717, 382]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "InX(t)"
		  Position		  [40, 33, 70, 47]
		}
		Block {
		  BlockType		  Inport
		  Name			  "InErr"
		  Position		  [40, 133, 70, 147]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2Clock"
		  Position		  [40, 93, 70, 107]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Integer Delay"
		  Ports			  [1, 1]
		  Position		  [285, 20, 340, 60]
		  SourceBlock		  "dspsigops/Integer Delay"
		  SourceType		  "Integer Delay"
		  delay			  "10"
		  ic			  "0"
		  reset_popup		  "None"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  Ports			  [2, 1]
		  Position		  [155, 116, 185, 149]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1\n采样"
		  Ports			  [2, 1]
		  Position		  [100, 51, 130, 84]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2\n系数"
		  Ports			  [2, 1]
		  Position		  [300, 111, 330, 144]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  Ports			  [2, 1]
		  Position		  [200, 125, 220, 145]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  Position		  [230, 150, 255, 190]
		  Orientation		  "left"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1Next"
		  Position		  [360, 33, 390, 47]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2ToSum"
		  Position		  [360, 123, 390, 137]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "Product2\n系数"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Unit Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  Points		  [-15, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In2Clock"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Product1\n采样"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product1\n采样"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "InErr"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product2\n系数"
		  SrcPort		  1
		  DstBlock		  "Out2ToSum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integer Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, -30; -260, 0]
		    DstBlock		    "Product1\n采样"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Out1Next"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "InX(t)"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Product2\n系数"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Integer Delay"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "累加器"
		  Position		  [276, 183]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem2"
	      Ports		      [3, 2]
	      Position		      [375, 24, 455, 66]
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      System {
		Name			"Subsystem2"
		Location		[0, 82, 717, 382]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "InX(t)"
		  Position		  [40, 33, 70, 47]
		}
		Block {
		  BlockType		  Inport
		  Name			  "InErr"
		  Position		  [40, 133, 70, 147]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2Clock"
		  Position		  [40, 93, 70, 107]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Integer Delay"
		  Ports			  [1, 1]
		  Position		  [285, 20, 340, 60]
		  SourceBlock		  "dspsigops/Integer Delay"
		  SourceType		  "Integer Delay"
		  delay			  "10"
		  ic			  "0"
		  reset_popup		  "None"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  Ports			  [2, 1]
		  Position		  [155, 116, 185, 149]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1\n采样"
		  Ports			  [2, 1]
		  Position		  [100, 51, 130, 84]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2\n系数"
		  Ports			  [2, 1]
		  Position		  [300, 111, 330, 144]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  Ports			  [2, 1]
		  Position		  [200, 125, 220, 145]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  Position		  [230, 150, 255, 190]
		  Orientation		  "left"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1Next"
		  Position		  [360, 33, 390, 47]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2ToSum"
		  Position		  [360, 123, 390, 137]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  DstBlock		  "Sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "Product2\n系数"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Unit Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  Points		  [-15, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In2Clock"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Product1\n采样"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product1\n采样"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "InErr"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product2\n系数"
		  SrcPort		  1
		  DstBlock		  "Out2ToSum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integer Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, -30; -260, 0]
		    DstBlock		    "Product1\n采样"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Out1Next"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "InX(t)"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Product2\n系数"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Integer Delay"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "累加器"
		  Position		  [276, 183]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem3"
	      Ports		      [3, 2]
	      Position		      [515, 24, 595, 66]
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      System {
		Name			"Subsystem3"
		Location		[0, 82, 717, 382]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "InX(t)"
		  Position		  [40, 33, 70, 47]
		}
		Block {
		  BlockType		  Inport
		  Name			  "InErr"
		  Position		  [40, 133, 70, 147]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2Clock"
		  Position		  [40, 93, 70, 107]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Integer Delay"
		  Ports			  [1, 1]
		  Position		  [285, 20, 340, 60]
		  SourceBlock		  "dspsigops/Integer Delay"
		  SourceType		  "Integer Delay"
		  delay			  "10"
		  ic			  "0"
		  reset_popup		  "None"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  Ports			  [2, 1]
		  Position		  [155, 116, 185, 149]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1\n采样"
		  Ports			  [2, 1]
		  Position		  [100, 51, 130, 84]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2\n系数"
		  Ports			  [2, 1]
		  Position		  [300, 111, 330, 144]
		  InputSameDT		  off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  Ports			  [2, 1]
		  Position		  [200, 125, 220, 145]
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		}