📄 dq01.fit.qmsg
字号:
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" { } { } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" { } { } 1 0 "No registers were packed into other blocks" 0 0} } { } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" { } { } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.888 ns register register " "Info: Estimated most critical path is register to register delay of 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst7\|6 1 REG LAB_X29_Y12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y12; Fanout = 16; REG Node = '74160:inst7\|6'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74160:inst7|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns inst25~21 2 COMB LAB_X29_Y12 9 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X29_Y12; Fanout = 9; COMB Node = 'inst25~21'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.623 ns" { 74160:inst7|6 inst25~21 } "NODE_NAME" } } { "dq01.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/交通灯 完整版ver2/交通灯 完整版/dq01.bdf" { { 1344 600 664 1392 "inst25" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.188 ns 74190:inst35\|48~136 3 COMB LAB_X29_Y12 9 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.188 ns; Loc. = LAB_X29_Y12; Fanout = 9; COMB Node = '74190:inst35\|48~136'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.565 ns" { inst25~21 74190:inst35|48~136 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.275 ns) 2.239 ns 74190:inst35\|39~47 4 COMB LAB_X30_Y14 3 " "Info: 4: + IC(0.776 ns) + CELL(0.275 ns) = 2.239 ns; Loc. = LAB_X30_Y14; Fanout = 3; COMB Node = '74190:inst35\|39~47'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.051 ns" { 74190:inst35|48~136 74190:inst35|39~47 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.804 ns 74190:inst35\|51~104 5 COMB LAB_X30_Y14 1 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.804 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = '74190:inst35\|51~104'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.565 ns" { 74190:inst35|39~47 74190:inst35|51~104 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.888 ns 74190:inst35\|51 6 REG LAB_X30_Y14 6 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.888 ns; Loc. = LAB_X30_Y14; Fanout = 6; REG Node = '74190:inst35\|51'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { 74190:inst35|51~104 74190:inst35|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 28.01 % ) " "Info: Total cell delay = 0.809 ns ( 28.01 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 71.99 % ) " "Info: Total interconnect delay = 2.079 ns ( 71.99 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.888 ns" { 74160:inst7|6 inst25~21 74190:inst35|48~136 74190:inst35|39~47 74190:inst35|51~104 74190:inst35|51 } "NODE_NAME" } } } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 2 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 2%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x22_y12 x32_y23 " "Info: The peak interconnect region extends from location x22_y12 to location x32_y23" { } { } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0} } { } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -