baheyouxi.rpt
来自「使用max_plus2在FPGA下实现拔河游戏机的功能」· RPT 代码 · 共 1,017 行 · 第 1/4 页
RPT
1,017 行
Project Information e:\bahe1\yima\baheyouxi.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 10/20/2007 22:54:14
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
baheyouxi
EPM7064LC44-7 7 25 0 57 5 89 %
User Pins: 7 25 0
Project Information e:\bahe1\yima\baheyouxi.rpt
** PROJECT COMPILATION MESSAGES **
Warning: Primitive 'di' is stuck at GND
Project Information e:\bahe1\yima\baheyouxi.rpt
** AUTO GLOBAL SIGNALS **
INFO: Signal 'cp' chosen for auto global Clock
Project Information e:\bahe1\yima\baheyouxi.rpt
** FILE HIERARCHY **
|control:4|
|xianshi:20|
|xianshi:20|jishu2:d1|
|xianshi:20|yima2:s1|
|xianshi:20|jishu10:k1|
|xianshi:20|jishu10:k1|lpm_add_sub:88|
|xianshi:20|jishu10:k1|lpm_add_sub:88|addcore:adder|
|xianshi:20|jishu10:k1|lpm_add_sub:88|addcore:adder|addcore:adder0|
|xianshi:20|jishu10:k1|lpm_add_sub:88|altshift:result_ext_latency_ffs|
|xianshi:20|jishu10:k1|lpm_add_sub:88|altshift:carry_ext_latency_ffs|
|xianshi:20|jishu10:k1|lpm_add_sub:88|altshift:oflow_ext_latency_ffs|
|xianshi:20|jishu10:k2|
|xianshi:20|jishu10:k2|lpm_add_sub:88|
|xianshi:20|jishu10:k2|lpm_add_sub:88|addcore:adder|
|xianshi:20|jishu10:k2|lpm_add_sub:88|addcore:adder|addcore:adder0|
|xianshi:20|jishu10:k2|lpm_add_sub:88|altshift:result_ext_latency_ffs|
|xianshi:20|jishu10:k2|lpm_add_sub:88|altshift:carry_ext_latency_ffs|
|xianshi:20|jishu10:k2|lpm_add_sub:88|altshift:oflow_ext_latency_ffs|
|xianshi:20|duolufuyong:w1|
|xianshi:20|qiduanyima:g1|
|hexin:26|
|hexin:26|zonghejishu:u1|
|hexin:26|zonghejishu:u1|jkslect:u1|
|hexin:26|zonghejishu:u1|dchufa:i1|
|hexin:26|zonghejishu:u1|jishu16:g1|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:58|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:58|addcore:adder|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:58|addcore:adder|addcore:adder0|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:58|altshift:result_ext_latency_ffs|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:58|altshift:carry_ext_latency_ffs|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:58|altshift:oflow_ext_latency_ffs|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:79|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:79|addcore:adder|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:79|addcore:adder|addcore:adder0|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:79|altshift:result_ext_latency_ffs|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:79|altshift:carry_ext_latency_ffs|
|hexin:26|zonghejishu:u1|jishu16:g1|lpm_add_sub:79|altshift:oflow_ext_latency_ffs|
|hexin:26|yima:g1|
|jicunqi:27|
|jicunqi:27|dchufa:u1|
|jicunqi:27|dchufa:u2|
|jicunqi:27|dchufa:u3|
|jicunqi:27|dchufa:u4|
|jicunqi:28|
|jicunqi:28|dchufa:u1|
|jicunqi:28|dchufa:u2|
|jicunqi:28|dchufa:u3|
|jicunqi:28|dchufa:u4|
Device-Specific Information: e:\bahe1\yima\baheyouxi.rpt
baheyouxi
***** Logic for device 'baheyouxi' compiled without errors.
Device: EPM7064LC44-7
Device Options:
Turbo Bit = ON
Security Bit = OFF
Device-Specific Information: e:\bahe1\yima\baheyouxi.rpt
baheyouxi
** ERROR SUMMARY **
Info: Chip 'baheyouxi' in device 'EPM7064LC44-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
y V G G G G
q o q C N N N c N y y
7 u 1 C D D D p D 3 4
-----------------------------------_
/ 6 5 4 3 2 1 44 43 42 41 40 |
di | 7 39 | zuo
q12 | 8 38 | y2
q13 | 9 37 | y1
GND | 10 36 | y0
q14 | 11 35 | VCC
q3 | 12 EPM7064LC44-7 34 | y5
q10 | 13 33 | y6
q11 | 14 32 | RESERVED
VCC | 15 31 | clearhexin
q6 | 16 30 | GND
q8 | 17 29 | bego
|_ 18 19 20 21 22 23 24 25 26 27 28 _|
------------------------------------
q q q q G V r c c q l
5 4 9 0 N C i l l 2 e
D C g e k f
h a 1 t
t r
x
i
a
n
s
h
i
N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
Device-Specific Information: e:\bahe1\yima\baheyouxi.rpt
baheyouxi
** RESOURCE USAGE **
Shareable External
Logic Array Block Logic Cells I/O Pins Expanders Interconnect
A: LC1 - LC16 9/16( 56%) 8/ 8(100%) 0/16( 0%) 6/36( 16%)
B: LC17 - LC32 16/16(100%) 8/ 8(100%) 1/16( 6%) 12/36( 33%)
C: LC33 - LC48 16/16(100%) 7/ 8( 87%) 5/16( 31%) 22/36( 61%)
D: LC49 - LC64 16/16(100%) 8/ 8(100%) 4/16( 25%) 18/36( 50%)
Total dedicated input pins used: 1/4 ( 25%)
Total I/O pins used: 31/32 ( 96%)
Total logic cells used: 57/64 ( 89%)
Total shareable expanders used: 5/64 ( 7%)
Total Turbo logic cells used: 57/64 ( 89%)
Total shareable expanders not available (n/a): 5/64 ( 7%)
Average fan-in: 5.15
Total fan-in: 294
Total input pins required: 7
Total output pins required: 25
Total bidirectional pins required: 0
Total logic cells required: 57
Total flipflops required: 24
Total product terms required: 138
Total logic cells lending parallel expanders: 0
Total shareable expanders in database: 5
Synthesized logic cells: 8/ 64 ( 12%)
Device-Specific Information: e:\bahe1\yima\baheyouxi.rpt
baheyouxi
** INPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
29 (41) (C) INPUT 0 0 0 0 0 0 16 bego
31 (46) (C) INPUT 0 0 0 0 0 0 4 clearhexin
25 (35) (C) INPUT 0 0 0 0 0 0 8 clearxianshi
26 (36) (C) INPUT 0 0 0 0 0 2 0 clk1
43 - - INPUT G 0 0 0 0 0 0 0 cp
28 (40) (C) INPUT 0 0 0 0 0 0 1 left
24 (33) (C) INPUT 0 0 0 0 0 0 1 right
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: e:\bahe1\yima\baheyouxi.rpt
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?