rsic.map.rpt

这是我同学在上海交大实习的时候做的一个单片机的verilog代码实现

Analysis & Synthesis report for rsic
Tue Jul 29 10:34:15 2008
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |rsic|Control_Unit:M1_Controller|state
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for Memory_Unit:M2_SRAM|altsyncram:memory_rtl_0|altsyncram_1n81:auto_generated
 11. Source assignments for Memory_Unit:M2_SRAM|altsyncram:memory_rtl_0|altsyncram_1n81:auto_generated|altsyncram_uq91:altsyncram1
 12. Parameter Settings for User Entity Instance: Top-level Entity: |rsic
 13. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor
 14. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Register_Unit:R0
 15. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Register_Unit:R1
 16. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Register_Unit:R2
 17. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Register_Unit:R3
 18. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Register_Unit:Reg_Y
 19. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Address_Register:Add_R
 20. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Instruction_Register:IR
 21. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Program_Counter:PC
 22. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Multiplexer_6ch:Mux_1
 23. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Multiplexer_3ch:Mux_2
 24. Parameter Settings for User Entity Instance: Processing_Unit:M0_Processor|Alu_RISC:ALU
 25. Parameter Settings for User Entity Instance: Control_Unit:M1_Controller
 26. Parameter Settings for User Entity Instance: Memory_Unit:M2_SRAM
 27. Parameter Settings for Inferred Entity Instance: Memory_Unit:M2_SRAM|altsyncram:memory_rtl_0
 28. Analysis & Synthesis Equations
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 29 10:34:15 2008    ;
; Quartus II Version                 ; 5.1 Build 176 10/26/2005 SJ Full Version ;
; Revision Name                      ; rsic                                     ;
; Top-level Entity Name              ; rsic                                     ;
; Family                             ; Cyclone II                               ;
; Total combinational functions      ; 0                                        ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 2                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP2C8F256C8        ;                    ;
; Top-level entity name                                              ; rsic               ; rsic               ;
; Family name                                                        ; Cyclone II         ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone II                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M4K Memory Blocks                                ; -1                 ; -1                 ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;