memory_unit.v

来自「这是我同学在上海交大实习的时候做的一个单片机的verilog代码实现」· Verilog 代码 · 共 13 行

module Memory_Unit (data_out, data_in, address, clk, write);
  parameter word_size = 16;
  parameter address_size = 8;
 parameter memory_size = 256;
 output [word_size-1: 0] data_out;
 input [word_size-1: 0] data_in; 
 input [address_size-1: 0] address;
  input clk, write;
 reg [word_size-1: 0] memory [memory_size-1: 0];//寄存器
  assign data_out = memory[address];
 always @ (posedge clk)  
if (write) memory[address] = data_in;
endmodule