⭐ 欢迎来到虫虫下载站！ | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站
📤 上传资源

📄 uart.mfd

📁 Mars-XC2S50-S-Core-V2.0开发板核心板的说明和设计文档
💻 MFD
📖 第 1 页 / 共 5 页
字号:
🔍
12345 
EQ | 31 | 
   rxd_buf<6>.T = rxd_buf<6> & !rxd_buf<7> & state_rec<0> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<6> & !rxd_buf<7> & state_rec<1> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
;Imported pterms FB4_4
	# rxd_buf<6> & !rxd_buf<7> & state_rec<2> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<6> & rxd_buf<7> & state_rec<0> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<6> & rxd_buf<7> & state_rec<1> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<6> & rxd_buf<7> & state_rec<2> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<6> & !rxd_buf<7> & !state_rec<0> & 
	!state_rec<1> & !state_rec<2> & state_rec<3> & div8_rec_reg<0> & 
	div8_rec_reg<1> & div8_rec_reg<2>
;Imported pterms FB4_3
	# !rxd_buf<6> & rxd_buf<7> & !state_rec<0> & 
	!state_rec<1> & !state_rec<2> & state_rec<3> & div8_rec_reg<0> & 
	div8_rec_reg<1> & div8_rec_reg<2>;
   rxd_buf<6>.CLK = clkbaud8x;
   rxd_buf<6>.AR = !rst;
    rxd_buf<6>.EXP  =  !rxd_buf<5> & rxd_buf<6> & !state_rec<0> & 
	!state_rec<1> & !state_rec<2> & state_rec<3> & div8_rec_reg<0> & 
	div8_rec_reg<1> & div8_rec_reg<2>

MACROCELL | 1 | 6 | state_tras<3>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 32 | 6 | 8 | 1 | 14 | 1 | 10 | 1 | 9 | 1 | 5 | 1 | 3 | 6 | 14 | 6 | 17 | 6 | 12 | 6 | 5 | 1 | 1 | 1 | 7 | 6 | 2 | 1 | 17 | 1 | 0 | 1 | 2 | 1 | 6 | 1 | 8 | 1 | 15 | 1 | 16 | 6 | 0 | 6 | 1 | 6 | 3 | 6 | 4 | 6 | 6 | 6 | 7 | 6 | 9 | 6 | 10 | 6 | 11 | 6 | 13 | 6 | 15 | 6 | 16
INPUTS | 13 | state_tras<2>  | state_tras<3>  | key_entry2  | txd_buf<5>  | div8_tras_reg<0>  | txd_buf<6>  | div8_tras_reg<1>  | clkbaud8x  | rst  | div8_tras_reg<2>  | state_tras<1>  | state_tras<0>  | send_state<2>.EXP
INPUTMC | 12 | 1 | 11 | 1 | 6 | 1 | 10 | 1 | 7 | 1 | 4 | 1 | 17 | 1 | 13 | 7 | 14 | 1 | 12 | 1 | 2 | 1 | 15 | 1 | 5
INPUTP | 1 | 79
EXPORTS | 1 | 1 | 7
IMPORTS | 1 | 1 | 5
EQ | 15 | 
   state_tras<3>.T = ;Imported pterms FB2_6
	  state_tras<2> & state_tras<1> & state_tras<0> & 
	key_entry2 & div8_tras_reg<0> & div8_tras_reg<1> & 
	div8_tras_reg<2>;
   state_tras<3>.CLK = clkbaud8x;
   state_tras<3>.AR = !rst;
    state_tras<3>.EXP  =  state_tras<2> & !state_tras<3> & key_entry2 & 
	!txd_buf<5> & div8_tras_reg<0> & txd_buf<6> & div8_tras_reg<1> & 
	div8_tras_reg<2>
	# state_tras<1> & !state_tras<3> & key_entry2 & 
	txd_buf<5> & div8_tras_reg<0> & !txd_buf<6> & div8_tras_reg<1> & 
	div8_tras_reg<2>
	# !state_tras<3> & state_tras<0> & key_entry2 & 
	!txd_buf<5> & div8_tras_reg<0> & txd_buf<6> & div8_tras_reg<1> & 
	div8_tras_reg<2>

MACROCELL | 1 | 15 | state_tras<0>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 30 | 6 | 8 | 1 | 11 | 1 | 2 | 1 | 16 | 1 | 14 | 1 | 10 | 1 | 9 | 1 | 5 | 1 | 3 | 6 | 14 | 6 | 17 | 6 | 12 | 6 | 4 | 1 | 0 | 1 | 7 | 6 | 2 | 1 | 6 | 1 | 8 | 1 | 15 | 1 | 17 | 6 | 0 | 6 | 1 | 6 | 3 | 6 | 6 | 6 | 7 | 6 | 9 | 6 | 10 | 6 | 13 | 6 | 15 | 6 | 16
INPUTS | 14 | key_entry2  | state_tras<2>  | state_tras<1>  | state_tras<3>  | state_tras<0>  | send_state<2>  | div8_tras_reg<0>  | txd_buf<6>  | div8_tras_reg<1>  | div8_tras_reg<2>  | send_state<1>  | EXP12_.EXP  | clkbaud8x  | rst
INPUTMC | 13 | 1 | 10 | 1 | 11 | 1 | 2 | 1 | 6 | 1 | 15 | 1 | 5 | 1 | 4 | 1 | 17 | 1 | 13 | 1 | 12 | 1 | 9 | 1 | 14 | 7 | 14
INPUTP | 1 | 79
EXPORTS | 1 | 1 | 16
IMPORTS | 1 | 1 | 14
EQ | 17 | 
   !state_tras<0>.T = !key_entry2
;Imported pterms FB2_15
	# !div8_tras_reg<0>
	# !div8_tras_reg<1>
	# !div8_tras_reg<2>
	# !state_tras<2> & !state_tras<1> & !state_tras<3> & 
	!state_tras<0> & !trasstart
	# !state_tras<2> & !state_tras<1> & !state_tras<3> & 
	!state_tras<0> & send_state<1> & send_state<2> & send_state<0>;
   state_tras<0>.CLK = clkbaud8x;
   state_tras<0>.AR = !rst;
    state_tras<0>.EXP  =  state_tras<2> & state_tras<1> & state_tras<3> & 
	state_tras<0> & key_entry2 & !send_state<2> & div8_tras_reg<0> & 
	!txd_buf<6> & div8_tras_reg<1> & div8_tras_reg<2>
	# state_tras<2> & state_tras<1> & state_tras<0> & 
	key_entry2 & send_state<1> & send_state<2> & div8_tras_reg<0> & 
	txd_buf<6> & div8_tras_reg<1> & div8_tras_reg<2>

MACROCELL | 3 | 17 | rxd_buf<2>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 15 | 3 | 13 | 3 | 17 | 3 | 0 | 5 | 8 | 5 | 9 | 5 | 7 | 5 | 3 | 7 | 15 | 5 | 1 | 3 | 1 | 3 | 12 | 3 | 16 | 5 | 2 | 5 | 6 | 7 | 14
INPUTS | 12 | rxd_buf<2>  | rxd_buf<3>  | state_rec<0>  | state_rec<3>  | div8_rec_reg<0>  | div8_rec_reg<1>  | div8_rec_reg<2>  | state_rec<1>  | state_rec<2>  | clkbaud8x  | rst  | EXP18_.EXP
INPUTMC | 11 | 3 | 17 | 3 | 9 | 5 | 15 | 5 | 4 | 2 | 13 | 5 | 13 | 5 | 12 | 5 | 2 | 5 | 0 | 7 | 14 | 3 | 16
INPUTP | 1 | 79
IMPORTS | 1 | 3 | 16
EQ | 27 | 
   rxd_buf<2>.T = rxd_buf<2> & !rxd_buf<3> & state_rec<0> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<2> & !rxd_buf<3> & state_rec<1> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<2> & !rxd_buf<3> & state_rec<2> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
;Imported pterms FB4_17
	# !rxd_buf<2> & rxd_buf<3> & state_rec<0> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<2> & rxd_buf<3> & state_rec<1> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<2> & rxd_buf<3> & state_rec<2> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<2> & !rxd_buf<3> & !state_rec<0> & 
	!state_rec<1> & !state_rec<2> & state_rec<3> & div8_rec_reg<0> & 
	div8_rec_reg<1> & div8_rec_reg<2>
	# !rxd_buf<2> & rxd_buf<3> & !state_rec<0> & 
	!state_rec<1> & !state_rec<2> & state_rec<3> & div8_rec_reg<0> & 
	div8_rec_reg<1> & div8_rec_reg<2>;
   rxd_buf<2>.CLK = clkbaud8x;
   rxd_buf<2>.AR = !rst;

MACROCELL | 3 | 15 | rxd_buf<0>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 14 | 3 | 15 | 3 | 0 | 5 | 8 | 5 | 9 | 5 | 7 | 5 | 3 | 7 | 15 | 5 | 1 | 3 | 1 | 3 | 14 | 5 | 2 | 5 | 6 | 5 | 10 | 7 | 14
INPUTS | 12 | rxd_buf<1>  | rxd_buf<0>  | state_rec<0>  | state_rec<3>  | div8_rec_reg<0>  | div8_rec_reg<1>  | div8_rec_reg<2>  | state_rec<1>  | state_rec<2>  | clkbaud8x  | rst  | EXP17_.EXP
INPUTMC | 11 | 3 | 13 | 3 | 15 | 5 | 15 | 5 | 4 | 2 | 13 | 5 | 13 | 5 | 12 | 5 | 2 | 5 | 0 | 7 | 14 | 3 | 14
INPUTP | 1 | 79
IMPORTS | 1 | 3 | 14
EQ | 27 | 
   rxd_buf<0>.T = !rxd_buf<1> & rxd_buf<0> & state_rec<0> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<1> & rxd_buf<0> & state_rec<1> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<1> & rxd_buf<0> & state_rec<2> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
;Imported pterms FB4_15
	# rxd_buf<1> & !rxd_buf<0> & state_rec<0> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<1> & !rxd_buf<0> & state_rec<1> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<1> & !rxd_buf<0> & state_rec<2> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<1> & !rxd_buf<0> & !state_rec<0> & 
	!state_rec<1> & !state_rec<2> & state_rec<3> & div8_rec_reg<0> & 
	div8_rec_reg<1> & div8_rec_reg<2>
	# !rxd_buf<1> & rxd_buf<0> & !state_rec<0> & 
	!state_rec<1> & !state_rec<2> & state_rec<3> & div8_rec_reg<0> & 
	div8_rec_reg<1> & div8_rec_reg<2>;
   rxd_buf<0>.CLK = clkbaud8x;
   rxd_buf<0>.AR = !rst;

MACROCELL | 1 | 10 | key_entry2
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 30 | 6 | 9 | 1 | 11 | 1 | 2 | 1 | 0 | 1 | 15 | 1 | 10 | 1 | 9 | 1 | 5 | 1 | 3 | 6 | 14 | 6 | 17 | 6 | 12 | 6 | 6 | 1 | 1 | 1 | 7 | 6 | 2 | 1 | 17 | 0 | 1 | 1 | 6 | 1 | 8 | 1 | 16 | 6 | 0 | 6 | 1 | 6 | 3 | 6 | 4 | 6 | 5 | 6 | 10 | 6 | 11 | 6 | 13 | 6 | 15
INPUTS | 11 | key_entry2  | key_entry1  | state_tras<2>  | state_tras<1>  | state_tras<3>  | state_tras<0>  | send_state<1>  | send_state<2>  | send_state<0>  | clkbaud8x  | rst
INPUTMC | 10 | 1 | 10 | 0 | 1 | 1 | 11 | 1 | 2 | 1 | 6 | 1 | 15 | 1 | 9 | 1 | 5 | 1 | 3 | 7 | 14
INPUTP | 1 | 79
EXPORTS | 1 | 1 | 9
EQ | 7 | 
   key_entry2.T = !key_entry2 & key_entry1
	# !state_tras<2> & !state_tras<1> & !state_tras<3> & 
	!state_tras<0> & key_entry2 & send_state<1> & send_state<2> & 
	send_state<0>;
   key_entry2.CLK = clkbaud8x;
   key_entry2.AR = !rst;
    key_entry2.EXP  =  send_state<0>

MACROCELL | 1 | 9 | send_state<1>
ATTRIBUTES | 4326256 | 0
OUTPUTMC | 15 | 6 | 6 | 1 | 14 | 1 | 10 | 1 | 5 | 6 | 12 | 6 | 17 | 6 | 9 | 6 | 3 | 1 | 16 | 6 | 1 | 1 | 8 | 1 | 9 | 1 | 15 | 6 | 0 | 6 | 15
INPUTS | 15 | txd_buf<5>  | clkbaud8x  | rst  | state_tras<2>  | state_tras<1>  | state_tras<3>  | state_tras<0>  | key_entry2  | div8_tras_reg<0>  | div8_tras_reg<1>  | div8_tras_reg<2>  | txd_buf<6>  | send_state<1>  | send_state<2>  | key_entry2.EXP
INPUTMC | 14 | 1 | 7 | 7 | 14 | 1 | 11 | 1 | 2 | 1 | 6 | 1 | 15 | 1 | 10 | 1 | 4 | 1 | 13 | 1 | 12 | 1 | 17 | 1 | 9 | 1 | 5 | 1 | 10
INPUTP | 1 | 79
EXPORTS | 1 | 1 | 8
IMPORTS | 1 | 1 | 10
EQ | 14 | 
   send_state<1>.T = ;Imported pterms FB2_11
	  send_state<0>;
   send_state<1>.CLK = clkbaud8x;
   send_state<1>.AR = !rst;
   send_state<1>.CE = state_tras<2> & state_tras<1> & state_tras<3> & 
	state_tras<0> & key_entry2 & div8_tras_reg<0> & div8_tras_reg<1> & 
	div8_tras_reg<2>;
    send_state<1>.EXP  =  !state_tras<2> & !state_tras<1> & state_tras<3> & 
	!state_tras<0> & key_entry2 & !txd_buf<5> & div8_tras_reg<0> & 
	txd_buf<6> & div8_tras_reg<1> & div8_tras_reg<2>
	# state_tras<2> & state_tras<1> & state_tras<3> & 
	state_tras<0> & key_entry2 & send_state<1> & send_state<2> & 
	txd_buf<5> & div8_tras_reg<0> & div8_tras_reg<1> & 
	div8_tras_reg<2>

MACROCELL | 1 | 5 | send_state<2>
ATTRIBUTES | 4326256 | 0
OUTPUTMC | 13 | 6 | 6 | 1 | 14 | 1 | 10 | 6 | 12 | 6 | 17 | 6 | 9 | 6 | 3 | 1 | 15 | 6 | 0 | 1 | 8 | 1 | 9 | 6 | 15 | 1 | 6
INPUTS | 12 | send_state<1>  | send_state<0>  | clkbaud8x  | rst  | state_tras<2>  | state_tras<1>  | state_tras<3>  | state_tras<0>  | key_entry2  | div8_tras_reg<0>  | div8_tras_reg<1>  | div8_tras_reg<2>
INPUTMC | 11 | 1 | 9 | 1 | 3 | 7 | 14 | 1 | 11 | 1 | 2 | 1 | 6 | 1 | 15 | 1 | 10 | 1 | 4 | 1 | 13 | 1 | 12
INPUTP | 1 | 79
EXPORTS | 1 | 1 | 6
EQ | 9 | 
   send_state<2>.T = send_state<1> & send_state<0>;
   send_state<2>.CLK = clkbaud8x;
   send_state<2>.AR = !rst;
   send_state<2>.CE = state_tras<2> & state_tras<1> & state_tras<3> & 
	state_tras<0> & key_entry2 & div8_tras_reg<0> & div8_tras_reg<1> & 
	div8_tras_reg<2>;
    send_state<2>.EXP  =  state_tras<2> & state_tras<1> & state_tras<0> & 
	key_entry2 & div8_tras_reg<0> & div8_tras_reg<1> & 
	div8_tras_reg<2>

MACROCELL | 3 | 9 | rxd_buf<3>
ATTRIBUTES | 4326192 | 0
OUTPUTMC | 16 | 3 | 17 | 3 | 9 | 3 | 0 | 5 | 8 | 5 | 9 | 5 | 7 | 5 | 3 | 7 | 15 | 5 | 1 | 3 | 1 | 3 | 10 | 3 | 16 | 5 | 2 | 5 | 6 | 5 | 10 | 7 | 14
INPUTS | 12 | rxd_buf<4>  | rxd_buf<3>  | state_rec<0>  | state_rec<3>  | div8_rec_reg<0>  | div8_rec_reg<1>  | div8_rec_reg<2>  | state_rec<1>  | state_rec<2>  | clkbaud8x  | rst  | en_6_OBUF$BUF6.EXP
INPUTMC | 11 | 3 | 7 | 3 | 9 | 5 | 15 | 5 | 4 | 2 | 13 | 5 | 13 | 5 | 12 | 5 | 2 | 5 | 0 | 7 | 14 | 3 | 10
INPUTP | 1 | 79
IMPORTS | 1 | 3 | 10
EQ | 27 | 
   rxd_buf<3>.T = !rxd_buf<4> & rxd_buf<3> & state_rec<0> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<4> & rxd_buf<3> & state_rec<1> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# !rxd_buf<4> & rxd_buf<3> & state_rec<2> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
;Imported pterms FB4_11
	# rxd_buf<4> & !rxd_buf<3> & state_rec<0> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<4> & !rxd_buf<3> & state_rec<1> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> & 
	div8_rec_reg<2>
	# rxd_buf<4> & !rxd_buf<3> & state_rec<2> & 
	!state_rec<3> & div8_rec_reg<0> & div8_rec_reg<1> &
12345

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -