📄 gwdvpb.map.rpt
字号:
Analysis & Synthesis report for GWDVPB
Thu Apr 09 14:16:16 2009
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Analysis & Synthesis Summary
3. Analysis & Synthesis Settings
4. Analysis & Synthesis Source Files Read
5. Analysis & Synthesis Resource Usage Summary
6. Analysis & Synthesis Resource Utilization by Entity
7. General Register Statistics
8. Source assignments for lpm_counter:BZQ_rtl_0
9. Source assignments for lpm_counter:TSQ_rtl_1
10. Parameter Settings for Inferred Entity Instance: lpm_counter:BZQ_rtl_0
11. Parameter Settings for Inferred Entity Instance: lpm_counter:TSQ_rtl_1
12. Analysis & Synthesis Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Apr 09 14:16:16 2009 ;
; Quartus II Version ; 7.2 Build 207 03/18/2008 SP 3 SJ Full Version ;
; Revision Name ; GWDVPB ;
; Top-level Entity Name ; GWDVPB ;
; Family ; ACEX1K ;
; Total logic elements ; 112 ;
; Total pins ; 18 ;
; Total memory bits ; 0 ;
; Total PLLs ; 0 ;
+-----------------------------+-----------------------------------------------+
+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings ;
+----------------------------------------------------------+---------------+---------------+
; Option ; Setting ; Default Value ;
+----------------------------------------------------------+---------------+---------------+
; Device ; EP1K30TC144-3 ; ;
; Top-level entity name ; GWDVPB ; GWDVPB ;
; Family name ; ACEX1K ; Stratix II ;
; Use Generated Physical Constraints File ; Off ; ;
; Use smart compilation ; Off ; Off ;
; Create Debugging Nodes for IP Cores ; Off ; Off ;
; Preserve fewer node names ; On ; On ;
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
; VHDL Version ; VHDL93 ; VHDL93 ;
; State Machine Processing ; Auto ; Auto ;
; Safe State Machine ; Off ; Off ;
; Extract Verilog State Machines ; On ; On ;
; Extract VHDL State Machines ; On ; On ;
; Ignore Verilog initial constructs ; Off ; Off ;
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
; Parallel Synthesis ; Off ; Off ;
; NOT Gate Push-Back ; On ; On ;
; Power-Up Don't Care ; On ; On ;
; Remove Redundant Logic Cells ; Off ; Off ;
; Remove Duplicate Registers ; On ; On ;
; Ignore CARRY Buffers ; Off ; Off ;
; Ignore CASCADE Buffers ; Off ; Off ;
; Ignore GLOBAL Buffers ; Off ; Off ;
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
; Ignore LCELL Buffers ; Off ; Off ;
; Ignore SOFT Buffers ; On ; On ;
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
; Auto Implement in ROM ; Off ; Off ;
; Optimization Technique -- FLEX 10K/10KE/10KA/ACEX 1K ; Area ; Area ;
; Carry Chain Length -- FLEX 10K ; 32 ; 32 ;
; Cascade Chain Length ; 2 ; 2 ;
; Auto Carry Chains ; On ; On ;
; Auto Open-Drain Pins ; On ; On ;
; Auto ROM Replacement ; On ; On ;
; Auto RAM Replacement ; On ; On ;
; Auto Clock Enable Replacement ; On ; On ;
; Auto Resource Sharing ; Off ; Off ;
; Allow Any RAM Size For Recognition ; Off ; Off ;
; Allow Any ROM Size For Recognition ; Off ; Off ;
; Ignore translate_off and synthesis_off directives ; Off ; Off ;
; Show Parameter Settings Tables in Synthesis Report ; On ; On ;
; HDL message level ; Level2 ; Level2 ;
; Suppress Register Optimization Related Messages ; Off ; Off ;
; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ;
; Block Design Naming ; Auto ; Auto ;
+----------------------------------------------------------+---------------+---------------+
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+
; GWDVPB.vhd ; yes ; User VHDL File ; C:/Documents and Settings/Administrator/桌面/频率计/GWDVPB.vhd ;
; lpm_counter.tdf ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/lpm_counter.tdf ;
; lpm_constant.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/lpm_constant.inc ;
; lpm_decode.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/lpm_decode.inc ;
; lpm_add_sub.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/lpm_add_sub.inc ;
; cmpconst.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/cmpconst.inc ;
; lpm_compare.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/lpm_compare.inc ;
; lpm_counter.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/lpm_counter.inc ;
; dffeea.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/dffeea.inc ;
; alt_synch_counter.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/alt_synch_counter.inc ;
; alt_synch_counter_f.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/alt_counter_f10ke.inc ;
; alt_counter_stratix.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal72.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/aglobal72.inc ;
; alt_counter_f10ke.tdf ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/alt_counter_f10ke.tdf ;
; flex10ke_lcell.inc ; yes ; Megafunction ; c:/program files/altera/quartus/libraries/megafunctions/flex10ke_lcell.inc ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+
+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource ; Usage ;
+-----------------------------------+---------+
; Total logic elements ; 112 ;
; Total combinational functions ; 111 ;
; -- Total 4-input functions ; 33 ;
; -- Total 3-input functions ; 9 ;
; -- Total 2-input functions ; 2 ;
; -- Total 1-input functions ; 64 ;
; -- Total 0-input functions ; 3 ;
; Total registers ; 68 ;
; Total logic cells in carry chains ; 64 ;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -