⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 mulx.rpt

📁 数字秒表具有正及时倒计时功能包括一些设计要求和原资料
💻 RPT
📖 第 1 页 / 共 3 页
字号:
   -      4     -    E    10       AND2                0    4    0    4  :766
   -      4     -    E    07        OR2                1    2    0    1  :769
   -      6     -    E    05       AND2                0    3    0    4  :778
   -      1     -    E    12        OR2                1    2    0    1  :781
   -      1     -    E    05       AND2                0    4    0    4  :790
   -      6     -    E    12        OR2                1    2    0    1  :793
   -      2     -    E    05       AND2                0    4    0    4  :802
   -      8     -    E    07        OR2                1    2    0    1  :805
   -      3     -    E    05       AND2                0    4    0    4  :814
   -      3     -    E    11        OR2                2    2    0    1  :826
   -      5     -    E    11       AND2                1    3    0    1  :830
   -      4     -    E    11        OR2                0    4    0    1  :831
   -      2     -    E    11        OR2                1    3    0    1  :832
   -      8     -    E    10        OR2                1    2    0    1  :835
   -      6     -    E    10        OR2                1    2    0    1  :838
   -      6     -    E    11        OR2                1    2    0    1  :841
   -      7     -    E    11        OR2                1    2    0    1  :844
   -      8     -    E    11        OR2                1    2    0    1  :847
   -      1     -    E    08        OR2                2    2    0    1  :859
   -      4     -    E    08       AND2                1    3    0    1  :863
   -      3     -    E    08        OR2                0    4    0    1  :864
   -      5     -    E    08        OR2                1    3    0    1  :865
   -      2     -    E    10        OR2                1    2    0    1  :868
   -      3     -    E    10        OR2                1    2    0    1  :871
   -      6     -    E    08        OR2                1    2    0    1  :874
   -      7     -    E    08        OR2                1    2    0    1  :877
   -      8     -    E    08        OR2                1    2    0    1  :880
   -      2     -    E    01        OR2                2    2    0    1  :892
   -      4     -    E    01       AND2                1    3    0    1  :896
   -      3     -    E    01        OR2                0    4    0    1  :897
   -      8     -    E    01        OR2                1    3    0    1  :898
   -      1     -    E    10        OR2                1    2    0    1  :901
   -      5     -    E    10        OR2                1    2    0    1  :904
   -      5     -    E    01        OR2                1    2    0    1  :907
   -      6     -    E    01        OR2                1    2    0    1  :910
   -      7     -    E    01        OR2                1    2    0    1  :913


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                                 c:\total\mulx.rpt
mulx

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/ 96(  0%)     0/ 48(  0%)     1/ 48(  2%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
B:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     2/ 48(  4%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:      32/ 96( 33%)    22/ 48( 45%)     4/ 48(  8%)    8/16( 50%)      0/16(  0%)     0/16(  0%)
F:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      3/24( 12%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
08:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
09:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
24:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                                 c:\total\mulx.rpt
mulx

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       16         CLK


Device-Specific Information:                                 c:\total\mulx.rpt
mulx

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT        4         CLR


Device-Specific Information:                                 c:\total\mulx.rpt
mulx

** EQUATIONS **

CLK      : INPUT;
CLR      : INPUT;
EN       : INPUT;
HOUR0    : INPUT;
HOUR1    : INPUT;
HOUR2    : INPUT;
HOUR3    : INPUT;
M_1MIN0  : INPUT;
M_1MIN1  : INPUT;
M_1MIN2  : INPUT;
M_1MIN3  : INPUT;
M_10MIN0 : INPUT;
M_10MIN1 : INPUT;
M_10MIN2 : INPUT;
M_10MIN3 : INPUT;
S_1MS0   : INPUT;
S_1MS1   : INPUT;
S_1MS2   : INPUT;
S_1MS3   : INPUT;
S_1S0    : INPUT;
S_1S1    : INPUT;
S_1S2    : INPUT;
S_1S3    : INPUT;
S_10MS0  : INPUT;
S_10MS1  : INPUT;
S_10MS2  : INPUT;
S_10MS3  : INPUT;
S_10S0   : INPUT;
S_10S1   : INPUT;
S_10S2   : INPUT;
S_10S3   : INPUT;
S_100MS0 : INPUT;
S_100MS1 : INPUT;
S_100MS2 : INPUT;
S_100MS3 : INPUT;

-- Node name is ':63' = 'COUNT0' 
-- Equation name is 'COUNT0', location is LC8_E21, type is buried.
!COUNT0  = COUNT0~NOT;
COUNT0~NOT = DFFE( _EQ001, GLOBAL( CLK), GLOBAL(!CLR),  VCC,  VCC);
  _EQ001 =  COUNT0 &  EN
         # !COUNT0 & !EN;

-- Node name is ':62' = 'COUNT1' 
-- Equation name is 'COUNT1', location is LC3_E21, type is buried.
!COUNT1  = COUNT1~NOT;
COUNT1~NOT = DFFE( _EQ002, GLOBAL( CLK), GLOBAL(!CLR),  VCC,  VCC);
  _EQ002 = !COUNT0 & !COUNT1
         # !COUNT1 &  _LC4_E21
         # !COUNT1 & !EN
         #  EN &  _LC4_E21
         #  COUNT0 &  COUNT1 &  EN;

-- Node name is ':61' = 'COUNT2' 
-- Equation name is 'COUNT2', location is LC7_E21, type is buried.
!COUNT2  = COUNT2~NOT;
COUNT2~NOT = DFFE( _EQ003, GLOBAL( CLK), GLOBAL(!CLR),  VCC,  VCC);
  _EQ003 = !COUNT2 & !_LC2_E21
         # !COUNT2 &  _LC4_E21
         # !COUNT2 & !EN
         #  EN &  _LC4_E21
         #  COUNT2 &  EN &  _LC2_E21;

-- Node name is ':60' = 'COUNT3' 
-- Equation name is 'COUNT3', location is LC6_E21, type is buried.
!COUNT3  = COUNT3~NOT;
COUNT3~NOT = DFFE( _EQ004, GLOBAL( CLK), GLOBAL(!CLR),  VCC,  VCC);
  _EQ004 = !COUNT3 &  _LC4_E21
         # !COUNT3 & !EN
         # !COUNT3 & !_LC5_E21
         #  EN &  _LC4_E21
         #  EN & !_LC5_E21;

-- Node name is 'OUTBCD0' 
-- Equation name is 'OUTBCD0', type is output 
OUTBCD0  =  _LC1_E1;

-- Node name is 'OUTBCD1' 
-- Equation name is 'OUTBCD1', type is output 
OUTBCD1  =  _LC2_E8;

-- Node name is 'OUTBCD2' 
-- Equation name is 'OUTBCD2', type is output 
OUTBCD2  =  _LC1_E11;

-- Node name is 'OUTBCD3' 
-- Equation name is 'OUTBCD3', type is output 
OUTBCD3  =  _LC5_E7;

-- Node name is 'SEG0' 
-- Equation name is 'SEG0', type is output 
SEG0     =  _LC7_E23;

-- Node name is 'SEG1' 
-- Equation name is 'SEG1', type is output 
SEG1     =  _LC1_E21;

-- Node name is 'SEG2' 
-- Equation name is 'SEG2', type is output 
SEG2     =  _LC2_E23;

-- Node name is 'SEG3' 
-- Equation name is 'SEG3', type is output 
SEG3     =  _LC3_E23;

-- Node name is 'SEG4' 
-- Equation name is 'SEG4', type is output 
SEG4     =  _LC5_E23;

-- Node name is 'SEG5' 
-- Equation name is 'SEG5', type is output 
SEG5     =  _LC6_E23;

-- Node name is 'SEG6' 
-- Equation name is 'SEG6', type is output 
SEG6     =  _LC1_E23;

-- Node name is 'SEG7' 
-- Equation name is 'SEG7', type is output 
SEG7     =  _LC4_E23;

-- Node name is '|LPM_ADD_SUB:124|addcore:adder|:55' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_E21', type is buried 
_LC2_E21 = LCELL( _EQ005);
  _EQ005 =  COUNT0 &  COUNT1;

-- Node name is '|LPM_ADD_SUB:124|addcore:adder|:69' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_E21', type is buried 
_LC5_E21 = LCELL( _EQ006);
  _EQ006 = !COUNT2 &  COUNT3
         #  COUNT3 & !_LC2_E21
         #  COUNT2 & !COUNT3 &  _LC2_E21;

-- Node name is ':36' 
-- Equation name is '_LC5_E7', type is buried 
_LC5_E7  = DFFE( _EQ007, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ007 = !_LC3_E5 &  _LC8_E7
         #  _LC3_E5 &  S_1MS3;

-- Node name is ':38' 
-- Equation name is '_LC1_E11', type is buried 
_LC1_E11 = DFFE( _EQ008, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ008 = !_LC3_E5 &  _LC8_E11
         #  _LC3_E5 &  S_1MS2;

-- Node name is ':40' 
-- Equation name is '_LC2_E8', type is buried 
_LC2_E8  = DFFE( _EQ009, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ009 = !_LC3_E5 &  _LC8_E8
         #  _LC3_E5 &  S_1MS1;

-- Node name is ':42' 
-- Equation name is '_LC1_E1', type is buried 
_LC1_E1  = DFFE( _EQ010, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ010 = !_LC3_E5 &  _LC7_E1
         #  _LC3_E5 &  S_1MS0;

-- Node name is ':44' 
-- Equation name is '_LC4_E23', type is buried 
_LC4_E23 = DFFE( _EQ011, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ011 = !COUNT1 & !COUNT2
         # !COUNT1 & !COUNT3
         # !COUNT2 & !COUNT3
         # !COUNT0 & !COUNT3;

-- Node name is ':46' 
-- Equation name is '_LC1_E23', type is buried 
_LC1_E23 = DFFE( _EQ012, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ012 = !COUNT2 & !COUNT3
         # !COUNT1 & !COUNT3
         #  COUNT0 & !COUNT3
         # !COUNT1 & !COUNT2;

-- Node name is ':48' 
-- Equation name is '_LC6_E23', type is buried 
_LC6_E23 = DFFE( _EQ013, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ013 = !COUNT2 & !COUNT3
         # !COUNT0 & !COUNT3
         #  COUNT1 & !COUNT3
         # !COUNT1 & !COUNT2;

-- Node name is ':50' 
-- Equation name is '_LC5_E23', type is buried 
_LC5_E23 = DFFE( _EQ014, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ014 = !COUNT2 & !COUNT3
         #  COUNT1 & !COUNT3
         #  COUNT0 & !COUNT3
         # !COUNT1 & !COUNT2;

-- Node name is ':52' 
-- Equation name is '_LC3_E23', type is buried 
_LC3_E23 = DFFE( _EQ015, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ015 = !COUNT1 & !COUNT3
         # !COUNT0 & !COUNT3
         #  COUNT2 & !COUNT3
         # !COUNT1 & !COUNT2;

-- Node name is ':54' 
-- Equation name is '_LC2_E23', type is buried 
_LC2_E23 = DFFE( _EQ016, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ016 = !COUNT1 & !COUNT3
         #  COUNT2 & !COUNT3
         #  COUNT0 & !COUNT3
         # !COUNT1 & !COUNT2;

-- Node name is ':56' 
-- Equation name is '_LC1_E21', type is buried 
_LC1_E21 = DFFE( _EQ017, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ017 = !COUNT0 & !COUNT1 & !COUNT2
         #  COUNT1 &  COUNT2 & !COUNT3
         #  COUNT0 &  COUNT2 & !COUNT3
         # !COUNT0 & !COUNT1 & !COUNT3
         #  COUNT0 &  COUNT1 & !COUNT3
         # !COUNT0 & !COUNT2 & !COUNT3;

-- Node name is ':58' 
-- Equation name is '_LC7_E23', type is buried 
_LC7_E23 = DFFE( _EQ018, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ018 =  COUNT2 & !COUNT3
         #  COUNT1 & !COUNT3
         #  COUNT0 & !COUNT1 & !COUNT2
         #  COUNT0 & !COUNT3;

-- Node name is ':99' 
-- Equation name is '_LC4_E21', type is buried 
_LC4_E21 = LCELL( _EQ019);
  _EQ019 =  COUNT0 & !COUNT1 & !COUNT2 &  COUNT3;

-- Node name is ':718' 
-- Equation name is '_LC5_E5', type is buried 
_LC5_E5  = LCELL( _EQ020);

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -