⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 system.log

📁 source codes jpeg_vhdl
💻 LOG
📖 第 1 页 / 共 5 页
字号:
#      ilmb_cntlr_wrapper          : 1#      ilmb_wrapper                : 1#      lmb_bram_wrapper            : 1#      mb_opb_wrapper              : 1#      microblaze_0_wrapper        : 1#      rs232_uart_1_wrapper        : 1#      sysace_compactflash_wrapper : 1#      sysclk_inv_wrapper          : 1=========================================================================Device utilization summary:---------------------------Selected Device : 2vp30ff896-7  Number of bonded IOBs:                140  out of    556    25%  =========================================================================TIMING REPORTNOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT      GENERATED AFTER PLACE-and-ROUTE.Clock Information:------------------No clock signals found in this designTiming Summary:---------------Speed Grade: -7   Minimum period: No path found   Minimum input arrival time before clock: No path found   Maximum output required time after clock: No path found   Maximum combinational path delay: 2.924nsTiming Detail:--------------All values displayed in nanoseconds (ns)=========================================================================Timing constraint: Default path analysis  Total number of paths / destination ports: 1594 / 1506-------------------------------------------------------------------------Delay:               2.924ns (Levels of Logic = 1)  Source:            ddr_256mb_32mx64_rank1_row13_col10_cl2_5:DDR_DQS_O<7> (PAD)  Destination:       fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<7> (PAD)  Data Path: ddr_256mb_32mx64_rank1_row13_col10_cl2_5:DDR_DQS_O<7> to fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<7>                                Gate     Net    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)    ----------------------------------------  ------------    ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper:DDR_DQS_O<7>    1   0.000   0.332  ddr_256mb_32mx64_rank1_row13_col10_cl2_5 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_O<7>)     IOBUF:I->IO               2.592          iobuf_69 (fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<7>)    ----------------------------------------    Total                      2.924ns (2.592ns logic, 0.332ns route)                                       (88.7% logic, 11.3% route)=========================================================================CPU : 10.42 / 10.64 s | Elapsed : 10.00 / 10.00 s --> Total memory usage is 161848 kilobytesNumber of errors   :    0 (   0 filtered)Number of warnings :  144 (   0 filtered)Number of infos    :    0 (   0 filtered)Copying Xilinx Implementation tool scripts..*********************************************Running Xilinx Implementation tools..*********************************************xflow -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.opt system.ngcRelease 7.1.02i - Xflow H.38Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.xflow.exe -wd implementation -p xc2vp30ff896-7 -implement fast_runtime.optsystem.ngc  .... Copying flowfile c:/Xilinx/xilinx/data/fpga.flw into working directoryD:/mb-jpeg/implementation Using Flow File: D:/mb-jpeg/implementation/fpga.flw Using Option File(s):  D:/mb-jpeg/implementation/fast_runtime.opt Creating Script File ... #----------------------------------------------## Starting program ngdbuild# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmmD:/mb-jpeg/implementation/system.ngc -uc system.ucf system.ngd #----------------------------------------------#Release 7.1.02i - ngdbuild H.42Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm -ucsystem.ucf D:/mb-jpeg/implementation/system.ngc system.ngd Reading NGO file 'D:/mb-jpeg/implementation/system.ngc' ...Loading design module "D:/mb-jpeg/implementation/microblaze_0_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/mb_opb_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/debug_module_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/ilmb_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/dlmb_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/dlmb_cntlr_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/ilmb_cntlr_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/lmb_bram_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/rs232_uart_1_wrapper.ngc"...Loading design module"D:/mb-jpeg/implementation/sysace_compactflash_wrapper.ngc"...Loading design module"D:/mb-jpeg/implementation/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/sysclk_inv_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/clk90_inv_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/ddr_clk90_inv_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/dcm_0_wrapper.ngc"...Loading design module "D:/mb-jpeg/implementation/dcm_1_wrapper.ngc"...Applying constraints in "system.ucf" to the design...Checking timing specifications ...INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification   "TS_sys_clk_pin", was traced into DCM instance "dcm_0/dcm_0/DCM_INST". The   following new TNM groups and period specifications were generated at the DCM   output(s):   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUFTS_sys_clk_pin*1.000000 HIGH 50.000000%   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUFTS_sys_clk_pin*1.000000 PHASE + 2.500000 nS HIGH 50.000000%Processing BMM file ...Checking expanded design ...WARNING:NgdBuild:443 - SFF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/MW_RD_WR_I/ADDR_SEL_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I0/FD   RE_I' has unconnected output pinWARNING:NgdBuild:443 - SFF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/MW_RD_WR_I/ADDR_SEL_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I4/FD   RE_I' has unconnected output pinWARNING:NgdBuild:443 - SFF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/MW_RD_WR_I/ADDR_SEL_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I3/FD   RE_I' has unconnected output pinWARNING:NgdBuild:443 - SFF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/MW_RD_WR_I/ADDR_SEL_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I2/FD   RE_I' has unconnected output pinWARNING:NgdBuild:443 - SFF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/MW_RD_WR_I/ADDR_SEL_SYNC_FIFO_I/I_VAC_CALC/Counter_Bit_I1/FD   RE_I' has unconnected output pinWARNING:NgdBuild:443 - SFF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/MW_RD_WR_I/ADDR_SEL_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER   /I_CARRY_OUT' has unconnected output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_   cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapp   er_V2_ASYNCH_FIFO_I/ddr_256mb_32mx64_rank1_row13_col10_cl2_5_wrapper_async_fi   fo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG' has unconnected   output pinWARNING:NgdBuild:440 - FF primitive   'ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -