📄 transcript
字号:
# Reading D:/Modeltech_xe_starter/tcl/vsim/pref.tcl
# do tst_alu_2bit.fdo
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity testcnt
# -- Compiling architecture behavioral of testcnt
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity dflipflop
# -- Compiling architecture behavioral of dflipflop
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity invtr
# -- Compiling architecture behavioral of invtr
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity buff
# -- Compiling architecture behavioral of buff
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity dflip
# -- Compiling architecture behavioral of dflip
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity dflipflop
# -- Loading entity invtr
# -- Loading entity buff
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fulladdr
# -- Compiling architecture behavioral of fulladdr
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fbitaddr
# -- Compiling architecture behavioral of fbitaddr
# -- Loading entity fulladdr
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity alu_2bit
# -- Compiling architecture behavioral of alu_2bit
# -- Loading entity testcnt
# -- Loading package numeric_std
# -- Loading entity dflip
# -- Loading entity fbitaddr
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tst_alu_2bit
# -- Compiling architecture testbench_arch of tst_alu_2bit
# -- Loading entity alu_2bit
# -- Compiling configuration alu_2bit_cfg
# -- Loading entity tst_alu_2bit
# -- Loading architecture testbench_arch of tst_alu_2bit
# vsim -lib work -t 1ps tst_alu_2bit
# Loading D:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading D:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading D:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading D:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading D:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading D:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading D:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading D:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_textio(body)
# Loading work.tst_alu_2bit(testbench_arch)
# Loading D:\Modeltech_xe_starter\win32xoem/../ieee.numeric_std(body)
# Loading work.alu_2bit(behavioral)
# Loading work.testcnt(behavioral)
# Loading work.dflip(behavioral)
# Loading work.dflipflop(behavioral)
# Loading work.invtr(behavioral)
# Loading work.buff(behavioral)
# Loading work.fbitaddr(behavioral)
# Loading work.fulladdr(behavioral)
# .wave
# ** Warning: (vsim-WLF-5000) Log file vsim.wlf currently in use.
# File in use by: Administrator Hostname: P4 ProcessID: 400
# Attempting to use alternate file "D:\DOCUME~1\ADMINI~1.P4\LOCALS~1\Temp\wlft40".
# ** Warning: (vsim-WLF-5001) Could not open log file vsim.wlf. Using D:\DOCUME~1\ADMINI~1.P4\LOCALS~1\Temp\wlft40 instead.
# .structure
# .signals
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# Time: 0 ps Iteration: 0 Instance: /tst_alu_2bit/uut
# ** Failure: Simulation successful (not a failure). No problems detected.
# Time: 2620 us Iteration: 0 Process: /tst_alu_2bit/line__97 File: tst_alu_2bit.vhw
# Break at tst_alu_2bit.vhw line 344
# Simulation Breakpoint: Break at tst_alu_2bit.vhw line 344
# MACRO ./tst_alu_2bit.fdo PAUSED at line 20
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -