📄 hdpdeps.ref
字号:
V1 5
FL G:/vijay_kumar/vijay_vhdl6sem_e&elab/VHDL_LAB_6SEME&E_POLY/FPGA_PROGRAMS/FPGA_SW_PROGRAMS/1bit_add/bit_add.vhd 2006/02/22.15:37:20
EN work/BIT_ADD \
FL G:/vijay_kumar/vijay_vhdl6sem_e&elab/VHDL_LAB_6SEME&E_POLY/FPGA_PROGRAMS/FPGA_SW_PROGRAMS/1bit_add/bit_add.vhd \
PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/BIT_ADD/BEHAVIORAL \
FL G:/vijay_kumar/vijay_vhdl6sem_e&elab/VHDL_LAB_6SEME&E_POLY/FPGA_PROGRAMS/FPGA_SW_PROGRAMS/1bit_add/bit_add.vhd \
EN work/BIT_ADD
FL g:/vijay_fpga_lab/1bit_add/1bit_add.vhd 2005/12/29.14:37:46
FL G:/vijay_FPGA_LAB/1bit_add/bit_add.vhd 2006/02/18.11:42:52
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -