run.all

opencore ahb to wishbone bus verilog code

rm -rf ./work
vlib work
vlog -f compile_sv.f
vsim -c ahb_wb_top -do  "run -all"