s3c2410uart.h

来自「ADS 1.2 开发的用来烧写 AMD Flash 程序源码」· C头文件 代码 · 共 48 行

//******************************************************
//Chinese Academy of Sciences, Institute of Automation
//File Name:	s3c4510b_add.h
//Description: 	Defination of S3c4510B Special Registers
//Author:	JuGuang,Li
//Date:		2003-3-20
//******************************************************	

#define GPHCON   	(*(volatile unsigned *)0x56000070) //IO port mode register
#define GPHDAT		(*(volatile unsigned *)0x56000074) //IO port control register
#define GPHUP		(*(volatile unsigned *)0x56000078) //IO port data register

#define ULCON0		(*(volatile unsigned *)0x50000000) //UART channel0 line control register
#define UCON0		(*(volatile unsigned *)0x50000004) //UART channel0 control register
#define UFCON0		(*(volatile unsigned *)0x50000008) //UART channel0 status register
#define UMCON0		(*(volatile unsigned *)0x5000000c) //UART channel0 transimit holding register
#define UTRSTAT0	(*(volatile unsigned *)0x50000010) //UART channel0 recieve buffer register
#define UERSTAT0	(*(volatile unsigned *)0x50000014) //Baud rate divisor register0
#define UFSTAT0		(*(volatile unsigned *)0x50000018)
#define UMSTAT0		(*(volatile unsigned *)0x5000001c)
#define UTXH0		(*(volatile unsigned *)0x50000020)
#define URXH0		(*(volatile unsigned *)0x50000024)
#define UBRDIV0		(*(volatile unsigned *)0x50000028)

#define ULCON1		(*(volatile unsigned *)0x50004000) //UART channel0 line control register
#define UCON1		(*(volatile unsigned *)0x50004004) //UART channel0 control register
#define UFCON1		(*(volatile unsigned *)0x50004008) //UART channel0 status register
#define UMCON1		(*(volatile unsigned *)0x5000400c) //UART channel0 transimit holding register
#define UTRSTAT1	(*(volatile unsigned *)0x50004010) //UART channel0 recieve buffer register
#define UERSTAT1	(*(volatile unsigned *)0x50004014) //Baud rate divisor register0
#define UFSTAT1		(*(volatile unsigned *)0x50004018)
#define UMSTAT1		(*(volatile unsigned *)0x5000401c)
#define UTXH1		(*(volatile unsigned *)0x50004020)
#define URXH1		(*(volatile unsigned *)0x50004024)
#define UBRDIV1		(*(volatile unsigned *)0x50004028)

#define ULCON2		(*(volatile unsigned *)0x50008000) //UART channel0 line control register
#define UCON2		(*(volatile unsigned *)0x50008004) //UART channel0 control register
#define UFCON2		(*(volatile unsigned *)0x50008008) //UART channel0 status register
#define UMCON2		(*(volatile unsigned *)0x5000800c) //UART channel0 transimit holding register
#define UTRSTAT2	(*(volatile unsigned *)0x50008010) //UART channel0 recieve buffer register
#define UERSTAT2	(*(volatile unsigned *)0x50008014) //Baud rate divisor register0
#define UFSTAT2		(*(volatile unsigned *)0x50008018)
#define UMSTAT2		(*(volatile unsigned *)0x5000801c)
#define UTXH2		(*(volatile unsigned *)0x50008020)
#define URXH2		(*(volatile unsigned *)0x50008024)
#define UBRDIV2		(*(volatile unsigned *)0x50008028)