emif_com.bld
来自「实现FPGA与DSP之间通信的接口,利用DSP的标准EMIF接口」· BLD 代码 · 共 33 行
BLD
33 行
Release 9.1i ngdbuild J.30Copyright (c) 1995-2007 Xilinx, Inc. All rights reserved.Command Line: D:\EDA\Xilinx91i\bin\nt\ngdbuild.exe -ise
E:/ISE_Prj/EMIF_COM/EMIF_COM.ise -intstyle ise -dd _ngo -nt timestamp -uc
EMIF_COM.ucf -p xc2s200-pq208-5 EMIF_COM.edn EMIF_COM.ngdReading module "EMIF_COM.ngo" ( "EMIF_COM.ngo" unchanged since last run )...Reading NGO file "E:/ISE_Prj/EMIF_COM/_ngo/EMIF_COM.ngo" ...Applying constraints in "EMIF_COM.ucf" to the design...Checking timing specifications ...Checking Partitions ...Checking expanded design ...Partition Implementation Status------------------------------- No Partitions were found in this design.-------------------------------NGDBUILD Design Results Summary: Number of errors: 0 Number of warnings: 0Total memory usage is 68572 kilobytesWriting NGD file "EMIF_COM.ngd" ...Writing NGDBUILD log file "EMIF_COM.bld"...
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?