📄 im_perunit_model_closeloop_rotorflux_estimator.mdl
字号:
}
}
Block {
BlockType Integrator
Name "Integrator2"
Ports [1, 1]
Position [550, 775, 580, 805]
ShowName off
Port {
PortNumber 1
Name "is_alpha_es"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
}
Block {
BlockType Integrator
Name "Integrator3"
Ports [1, 1]
Position [555, 1070, 585, 1100]
ShowName off
Port {
PortNumber 1
Name "is_beta_es"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
}
Block {
BlockType Mux
Name "Mux"
Ports [2, 1]
Position [660, 171, 665, 209]
Orientation "left"
NamePlacement "alternate"
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType Mux
Name "Mux1"
Ports [2, 1]
Position [650, 531, 655, 569]
Orientation "left"
NamePlacement "alternate"
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType Mux
Name "Mux2"
Ports [2, 1]
Position [570, 881, 575, 919]
Orientation "left"
NamePlacement "alternate"
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType Mux
Name "Mux3"
Ports [2, 1]
Position [530, 1136, 535, 1174]
Orientation "left"
NamePlacement "alternate"
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType Sum
Name "Sum"
Ports [6, 1]
Position [350, 34, 400, 96]
ShowName off
Inputs "|++++++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
OutDataType "sfix(16)"
OutScaling "2^0"
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Sum
Name "Sum1"
Ports [6, 1]
Position [345, 469, 395, 531]
ShowName off
Inputs "|++++++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
OutDataType "sfix(16)"
OutScaling "2^0"
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Sum
Name "Sum2"
Ports [7, 1]
Position [305, 753, 375, 827]
ShowName off
Inputs "+++++++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
OutDataType "sfix(16)"
OutScaling "2^0"
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Sum
Name "Sum3"
Ports [7, 1]
Position [300, 1048, 370, 1122]
ShowName off
Inputs "+++++++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
OutDataType "sfix(16)"
OutScaling "2^0"
OutDataTypeStr "Inherit: Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Outport
Name "psi_r_alpha_es"
Position [975, 58, 1005, 72]
IconDisplay "Port number"
OutDataType "sfix(16)"
OutScaling "2^0"
}
Block {
BlockType Outport
Name "psi_r_beta_es"
Position [985, 493, 1015, 507]
Port "2"
IconDisplay "Port number"
OutDataType "sfix(16)"
OutScaling "2^0"
}
Block {
BlockType Outport
Name "is_alpha_es"
Position [995, 778, 1025, 792]
Port "3"
IconDisplay "Port number"
OutDataType "sfix(16)"
OutScaling "2^0"
}
Block {
BlockType Outport
Name "is_beta_es"
Position [995, 1078, 1025, 1092]
Port "4"
IconDisplay "Port number"
OutDataType "sfix(16)"
OutScaling "2^0"
}
Line {
Name "psi_r_alpha_es"
Labels [0, 0]
SrcBlock "Integrator"
SrcPort 1
Points [70, 0]
Branch {
Points [0, 70]
DstBlock "Gain"
DstPort 1
}
Branch {
Points [260, 0]
Branch {
DstBlock "psi_r_alpha_es"
DstPort 1
}
Branch {
Points [0, 475]
Branch {
DstBlock "Mux1"
DstPort 1
}
Branch {
Points [0, 310]
Branch {
Points [0, 5]
DstBlock "Gain10"
DstPort 1
}
Branch {
Points [0, 295]
DstBlock "Mux3"
DstPort 1
}
}
}
}
}
Line {
Name "psi_r_beta_es"
Labels [0, 0]
SrcBlock "Integrator1"
SrcPort 1
Points [300, 0]
Branch {
DstBlock "psi_r_beta_es"
DstPort 1
}
Branch {
Points [0, -320]
DstBlock "Mux"
DstPort 1
}
Branch {
Points [0, 105]
Branch {
DstBlock "Gain5"
DstPort 1
}
Branch {
Points [0, 285]
Branch {
DstBlock "Mux2"
DstPort 1
}
Branch {
Points [0, 300]
DstBlock "Gain17"
DstPort 1
}
}
}
}
Line {
Name "is_alpha_es"
Labels [0, 0]
SrcBlock "Integrator2"
SrcPort 1
Points [220, 0]
Branch {
Points [0, -5]
Branch {
Points [0, -145]
Branch {
Points [0, -395]
DstBlock "Gain1"
DstPort 1
}
Branch {
DstBlock "Gain6"
DstPort 1
}
}
Branch {
Points [30, 0]
Branch {
DstBlock "is_alpha_es"
DstPort 1
}
Branch {
Points [0, 445]
DstBlock "Gain18"
DstPort 1
}
}
}
Branch {
Points [0, 145]
DstBlock "Gain11"
DstPort 1
}
}
Line {
Name "is_beta_es"
Labels [0, 0]
SrcBlock "Integrator3"
SrcPort 1
Points [190, 0]
Branch {
DstBlock "is_beta_es"
DstPort 1
}
Branch {
Points [0, -120]
Branch {
Points [0, -290]
Branch {
Points [0, -375]
DstBlock "Gain2"
DstPort 1
}
Branch {
DstBlock "Gain7"
DstPort 1
}
}
Branch {
DstBlock "Gain12"
DstPort 1
}
}
Branch {
Points [0, 180]
DstBlock "Gain19"
DstPort 1
}
}
Line {
SrcBlock "Sum"
SrcPort 1
DstBlock "Integrator"
DstPort 1
}
Line {
SrcBlock "Sum1"
SrcPort 1
DstBlock "Integrator1"
DstPort 1
}
Line {
SrcBlock "Sum2"
SrcPort 1
DstBlock "Integrator2"
DstPort 1
}
Line {
SrcBlock "Sum3"
SrcPort 1
DstBlock "Integrator3"
DstPort 1
}
Line {
SrcBlock "Gain"
SrcPort 1
Points [-220, 0; 0, -40]
DstBlock "Sum"
DstPort 6
}
Line {
SrcBlock "w"
SrcPort 1
Points [820, 0; 0, -440]
Branch {
Points [0, -260]
Branch {
Points [0, -345]
Branch {
Points [0, -360]
DstBlock "Mux"
DstPort 2
}
Branch {
DstBlock "Mux1"
DstPort 2
}
}
Branch {
DstBlock "Mux2"
DstPort 2
}
}
Branch {
DstBlock "Mux3"
DstPort 2
}
}
Line {
SrcBlock "Mux"
SrcPort 1
DstBlock "Fcn"
DstPort 1
}
Line {
SrcBlock "Fcn"
SrcPort 1
Points [-225, 0; 0, -105]
DstBlock "Sum"
DstPort 5
}
Line {
SrcBlock "Gain1"
SrcPort 1
Points [-255, 0; 0, -170]
DstBlock "Sum"
DstPort 4
}
Line {
SrcBlock "Gain2"
SrcPort 1
Points [-265, 0; 0, -235]
DstBlock "Sum"
DstPort 3
}
Line {
SrcBlock "i_s_alpha"
SrcPort 1
Points [695, 0; 0, -185]
Branch {
Points [0, -350]
Branch {
Points [0, -270]
Branch {
Points [0, -360]
DstBlock "Gain3"
DstPort 1
}
Branch {
DstBlock "Gain8"
DstPort 1
}
}
Branch {
Points [0, 5]
DstBlock "Gain14"
DstPort 1
}
}
Branch {
DstBlock "Gain20"
DstPort 1
}
}
Line {
SrcBlock "Gain3"
SrcPort 1
Points [-270, 0; 0, -300]
DstBlock "Sum"
DstPort 2
}
Line {
SrcBlock "i_s_beta"
SrcPort 1
Points [655, 0; 0, -175]
Branch {
Points [0, -360]
Branch {
Points [0, -280]
Branch {
Points [0, -345]
DstBlock "Gain4"
DstPort 1
}
Branch {
DstBlock "Gain9"
DstPort 1
}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -