📄 cd.rpt
字号:
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: d:\k5\cd.rpt
cd
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 2 - B 11 DFFE + 0 3 1 1 q15 (:22)
- 1 - B 11 DFFE + 0 3 1 4 q14 (:23)
- 7 - B 11 DFFE + 0 3 1 3 q13 (:24)
- 4 - B 11 DFFE + 0 3 1 3 q12 (:25)
- 7 - B 08 DFFE + 0 3 1 3 q11 (:26)
- 2 - B 08 DFFE + 0 3 1 3 q10 (:27)
- 3 - B 08 DFFE + 0 3 1 3 q9 (:28)
- 1 - B 08 DFFE + 0 3 1 3 q8 (:29)
- 1 - B 07 DFFE + 0 3 1 3 q7 (:30)
- 7 - B 07 DFFE + 0 3 1 3 q6 (:31)
- 6 - B 07 DFFE + 0 3 1 3 q5 (:32)
- 5 - B 07 DFFE + 0 3 1 3 q4 (:33)
- 6 - B 15 DFFE + 0 3 1 3 q3 (:34)
- 3 - B 15 DFFE + 0 3 1 3 q2 (:35)
- 4 - B 15 DFFE + 0 3 1 4 q1 (:36)
- 1 - B 15 DFFE + 0 3 1 1 q0 (:37)
- 4 - B 01 DFFE + 0 0 0 5 flag2 (:38)
- 2 - B 05 DFFE + 0 3 0 4 flag1 (:39)
- 1 - B 05 DFFE + 0 4 0 6 flag0 (:40)
- 4 - B 07 AND2 0 3 0 17 :111
- 4 - B 05 OR2 ! 0 3 0 15 :115
- 3 - B 05 OR2 s 3 0 0 1 ~491~1
- 5 - B 05 OR2 ! 1 2 0 2 :491
- 8 - B 11 AND2 0 4 0 1 :580
- 6 - B 05 OR2 s 0 3 0 16 ~581~1
- 6 - B 11 OR2 0 4 0 1 :594
- 5 - B 11 OR2 0 4 0 1 :606
- 3 - B 11 OR2 0 4 0 1 :618
- 8 - B 08 OR2 0 4 0 1 :630
- 6 - B 08 OR2 0 4 0 1 :642
- 5 - B 08 OR2 0 4 0 1 :654
- 4 - B 08 OR2 0 4 0 1 :666
- 8 - B 07 OR2 0 4 0 1 :678
- 3 - B 07 OR2 0 4 0 1 :690
- 2 - B 07 OR2 0 4 0 1 :702
- 5 - B 15 OR2 0 4 0 1 :714
- 8 - B 15 OR2 0 4 0 1 :726
- 7 - B 15 OR2 0 4 0 1 :738
- 2 - B 15 OR2 0 4 0 1 :750
- 7 - B 05 OR2 0 3 0 1 :798
- 8 - B 05 AND2 s 4 0 0 1 ~802~1
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information: d:\k5\cd.rpt
cd
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
B: 9/ 96( 9%) 9/ 48( 18%) 1/ 48( 2%) 0/16( 0%) 7/16( 43%) 0/16( 0%)
C: 0/ 96( 0%) 1/ 48( 2%) 0/ 48( 0%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
D: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
E: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
F: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
04: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 2/24( 8%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
08: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
12: 2/24( 8%) 0/4( 0%) 2/4( 50%) 0/4( 0%)
13: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
14: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
15: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
16: 2/24( 8%) 0/4( 0%) 2/4( 50%) 0/4( 0%)
17: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
18: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
19: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
20: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
21: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
23: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
24: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
EA: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
Device-Specific Information: d:\k5\cd.rpt
cd
** CLOCK SIGNALS **
Type Fan-out Name
INPUT 19 clk
Device-Specific Information: d:\k5\cd.rpt
cd
** EQUATIONS **
ah0 : INPUT;
ah1 : INPUT;
ah2 : INPUT;
ah3 : INPUT;
clk : INPUT;
-- Node name is ':40' = 'flag0'
-- Equation name is 'flag0', location is LC1_B5, type is buried.
flag0 = DFFE( _EQ001, GLOBAL( clk), VCC, VCC, VCC);
_EQ001 = !_LC4_B7 & _LC7_B5
# _LC4_B7 & _LC8_B5 & q1;
-- Node name is ':39' = 'flag1'
-- Equation name is 'flag1', location is LC2_B5, type is buried.
flag1 = DFFE( _EQ002, GLOBAL( clk), VCC, VCC, VCC);
_EQ002 = flag0 & !flag2 & _LC5_B5
# flag1 & flag2
# flag0 & flag1;
-- Node name is ':38' = 'flag2'
-- Equation name is 'flag2', location is LC4_B1, type is buried.
flag2 = DFFE( flag2, GLOBAL( clk), VCC, VCC, VCC);
-- Node name is 'qq0'
-- Equation name is 'qq0', type is output
qq0 = q0;
-- Node name is 'qq1'
-- Equation name is 'qq1', type is output
qq1 = q1;
-- Node name is 'qq2'
-- Equation name is 'qq2', type is output
qq2 = q2;
-- Node name is 'qq3'
-- Equation name is 'qq3', type is output
qq3 = q3;
-- Node name is 'qq4'
-- Equation name is 'qq4', type is output
qq4 = q4;
-- Node name is 'qq5'
-- Equation name is 'qq5', type is output
qq5 = q5;
-- Node name is 'qq6'
-- Equation name is 'qq6', type is output
qq6 = q6;
-- Node name is 'qq7'
-- Equation name is 'qq7', type is output
qq7 = q7;
-- Node name is 'qq8'
-- Equation name is 'qq8', type is output
qq8 = q8;
-- Node name is 'qq9'
-- Equation name is 'qq9', type is output
qq9 = q9;
-- Node name is 'qq10'
-- Equation name is 'qq10', type is output
qq10 = q10;
-- Node name is 'qq11'
-- Equation name is 'qq11', type is output
qq11 = q11;
-- Node name is 'qq12'
-- Equation name is 'qq12', type is output
qq12 = q12;
-- Node name is 'qq13'
-- Equation name is 'qq13', type is output
qq13 = q13;
-- Node name is 'qq14'
-- Equation name is 'qq14', type is output
qq14 = q14;
-- Node name is 'qq15'
-- Equation name is 'qq15', type is output
qq15 = q15;
-- Node name is ':37' = 'q0'
-- Equation name is 'q0', location is LC1_B15, type is buried.
q0 = DFFE( _EQ003, GLOBAL( clk), VCC, VCC, VCC);
_EQ003 = _LC4_B7 & q1
# !_LC4_B7 & _LC6_B5 & q0;
-- Node name is ':36' = 'q1'
-- Equation name is 'q1', location is LC4_B15, type is buried.
q1 = DFFE( _EQ004, GLOBAL( clk), VCC, VCC, VCC);
_EQ004 = _LC2_B15 & !_LC4_B7
# _LC4_B7 & q2;
-- Node name is ':35' = 'q2'
-- Equation name is 'q2', location is LC3_B15, type is buried.
q2 = DFFE( _EQ005, GLOBAL( clk), VCC, VCC, VCC);
_EQ005 = !_LC4_B7 & _LC7_B15
# _LC4_B7 & q3;
-- Node name is ':34' = 'q3'
-- Equation name is 'q3', location is LC6_B15, type is buried.
q3 = DFFE( _EQ006, GLOBAL( clk), VCC, VCC, VCC);
_EQ006 = !_LC4_B7 & _LC8_B15
# _LC4_B7 & q4;
-- Node name is ':33' = 'q4'
-- Equation name is 'q4', location is LC5_B7, type is buried.
q4 = DFFE( _EQ007, GLOBAL( clk), VCC, VCC, VCC);
_EQ007 = !_LC4_B7 & _LC5_B15
# _LC4_B7 & q5;
-- Node name is ':32' = 'q5'
-- Equation name is 'q5', location is LC6_B7, type is buried.
q5 = DFFE( _EQ008, GLOBAL( clk), VCC, VCC, VCC);
_EQ008 = _LC2_B7 & !_LC4_B7
# _LC4_B7 & q6;
-- Node name is ':31' = 'q6'
-- Equation name is 'q6', location is LC7_B7, type is buried.
q6 = DFFE( _EQ009, GLOBAL( clk), VCC, VCC, VCC);
_EQ009 = _LC3_B7 & !_LC4_B7
# _LC4_B7 & q7;
-- Node name is ':30' = 'q7'
-- Equation name is 'q7', location is LC1_B7, type is buried.
q7 = DFFE( _EQ010, GLOBAL( clk), VCC, VCC, VCC);
_EQ010 = !_LC4_B7 & _LC8_B7
# _LC4_B7 & q8;
-- Node name is ':29' = 'q8'
-- Equation name is 'q8', location is LC1_B8, type is buried.
q8 = DFFE( _EQ011, GLOBAL( clk), VCC, VCC, VCC);
_EQ011 = !_LC4_B7 & _LC4_B8
# _LC4_B7 & q9;
-- Node name is ':28' = 'q9'
-- Equation name is 'q9', location is LC3_B8, type is buried.
q9 = DFFE( _EQ012, GLOBAL( clk), VCC, VCC, VCC);
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -