📄 cd_1.rpt
字号:
_EQ011 = _LC2_C22
# _LC2_A17
# _LC1_A17 & q8;
-- Node name is ':28' = 'q9'
-- Equation name is 'q9', location is LC1_C22, type is buried.
q9 = DFFE( _EQ012, GLOBAL( clk), VCC, VCC, VCC);
_EQ012 = !_LC2_A17 & _LC3_C22
# _LC2_A17 & q8;
-- Node name is ':27' = 'q10'
-- Equation name is 'q10', location is LC4_C22, type is buried.
q10 = DFFE( _EQ013, GLOBAL( clk), VCC, VCC, VCC);
_EQ013 = !_LC2_A17 & _LC5_C22
# _LC2_A17 & q9;
-- Node name is ':26' = 'q11'
-- Equation name is 'q11', location is LC6_C22, type is buried.
q11 = DFFE( _EQ014, GLOBAL( clk), VCC, VCC, VCC);
_EQ014 = !_LC2_A17 & _LC7_C22
# _LC2_A17 & q10;
-- Node name is ':25' = 'q12'
-- Equation name is 'q12', location is LC2_E20, type is buried.
q12 = DFFE( _EQ015, GLOBAL( clk), VCC, VCC, VCC);
_EQ015 = !_LC2_A17 & _LC3_E20
# _LC2_A17 & q11;
-- Node name is ':24' = 'q13'
-- Equation name is 'q13', location is LC5_E20, type is buried.
q13 = DFFE( _EQ016, GLOBAL( clk), VCC, VCC, VCC);
_EQ016 = !_LC2_A17 & _LC6_E20
# _LC2_A17 & q12;
-- Node name is ':23' = 'q14'
-- Equation name is 'q14', location is LC1_E20, type is buried.
q14 = DFFE( _EQ017, GLOBAL( clk), VCC, VCC, VCC);
_EQ017 = !_LC2_A17 & _LC7_E20
# _LC2_A17 & q13;
-- Node name is ':22' = 'q15'
-- Equation name is 'q15', location is LC8_E20, type is buried.
q15 = DFFE( _EQ018, GLOBAL( clk), VCC, VCC, VCC);
_EQ018 = _LC1_A17 & !_LC2_A17 & q15
# _LC2_A17 & q14;
-- Node name is ':143'
-- Equation name is '_LC2_A17', type is buried
_LC2_A17 = LCELL( _EQ019);
_EQ019 = !flag0 & !flag1 & !flag2;
-- Node name is ':147'
-- Equation name is '_LC4_A17', type is buried
!_LC4_A17 = _LC4_A17~NOT;
_LC4_A17~NOT = LCELL( _EQ020);
_EQ020 = flag1
# flag2
# !flag0;
-- Node name is ':871'
-- Equation name is '_LC5_A15', type is buried
!_LC5_A15 = _LC5_A15~NOT;
_LC5_A15~NOT = LCELL( _EQ021);
_EQ021 = q6
# !_LC1_A19
# !ah3;
-- Node name is ':974'
-- Equation name is '_LC7_E20', type is buried
_LC7_E20 = LCELL( _EQ022);
_EQ022 = _LC4_A17 & q15
# _LC1_A17 & q14;
-- Node name is '~976~1'
-- Equation name is '~976~1', location is LC1_A17, type is buried.
-- synthesized logic cell
_LC1_A17 = LCELL( _EQ023);
_EQ023 = flag2
# flag0 & flag1
# !flag0 & !flag1;
-- Node name is ':986'
-- Equation name is '_LC6_E20', type is buried
_LC6_E20 = LCELL( _EQ024);
_EQ024 = _LC4_A17 & q14
# _LC1_A17 & q13;
-- Node name is ':998'
-- Equation name is '_LC3_E20', type is buried
_LC3_E20 = LCELL( _EQ025);
_EQ025 = _LC4_A17 & q13
# _LC1_A17 & q12;
-- Node name is ':1010'
-- Equation name is '_LC7_C22', type is buried
_LC7_C22 = LCELL( _EQ026);
_EQ026 = _LC4_A17 & q12
# _LC1_A17 & q11;
-- Node name is ':1022'
-- Equation name is '_LC5_C22', type is buried
_LC5_C22 = LCELL( _EQ027);
_EQ027 = _LC4_A17 & q11
# _LC1_A17 & q10;
-- Node name is ':1034'
-- Equation name is '_LC3_C22', type is buried
_LC3_C22 = LCELL( _EQ028);
_EQ028 = _LC4_A17 & q10
# _LC1_A17 & q9;
-- Node name is ':1047'
-- Equation name is '_LC2_C22', type is buried
_LC2_C22 = LCELL( _EQ029);
_EQ029 = _LC4_A17 & q9;
-- Node name is ':1059'
-- Equation name is '_LC8_A15', type is buried
_LC8_A15 = LCELL( _EQ030);
_EQ030 = _LC4_A17 & q6;
-- Node name is ':1070'
-- Equation name is '_LC6_A15', type is buried
_LC6_A15 = LCELL( _EQ031);
_EQ031 = _LC1_A17 & q6
# _LC4_A17 & q5;
-- Node name is ':1082'
-- Equation name is '_LC4_A15', type is buried
_LC4_A15 = LCELL( _EQ032);
_EQ032 = _LC1_A17 & q5
# _LC4_A17 & q4;
-- Node name is ':1094'
-- Equation name is '_LC7_A22', type is buried
_LC7_A22 = LCELL( _EQ033);
_EQ033 = _LC1_A17 & q4
# _LC4_A17 & q3;
-- Node name is ':1106'
-- Equation name is '_LC5_A22', type is buried
_LC5_A22 = LCELL( _EQ034);
_EQ034 = _LC1_A17 & q3
# _LC4_A17 & q2;
-- Node name is ':1118'
-- Equation name is '_LC4_A22', type is buried
_LC4_A22 = LCELL( _EQ035);
_EQ035 = _LC1_A17 & q2
# _LC4_A17 & q1;
-- Node name is ':1130'
-- Equation name is '_LC1_A22', type is buried
_LC1_A22 = LCELL( _EQ036);
_EQ036 = _LC1_A17 & q1
# _LC4_A17 & q0;
-- Node name is ':1178'
-- Equation name is '_LC3_A17', type is buried
_LC3_A17 = LCELL( _EQ037);
_EQ037 = _LC4_A17 & !_LC5_A15
# flag0 & !_LC4_A17;
-- Node name is '~1182~1'
-- Equation name is '~1182~1', location is LC1_A19, type is buried.
-- synthesized logic cell
_LC1_A19 = LCELL( _EQ038);
_EQ038 = ah0 & ah1 & ah2;
-- Node name is '~1182~2'
-- Equation name is '~1182~2', location is LC3_A15, type is buried.
-- synthesized logic cell
_LC3_A15 = LCELL( _EQ039);
_EQ039 = !ah3 & _LC1_A19;
Project Information d:\k\cd_1.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = on
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:01
Partitioner 00:00:00
Fitter 00:00:00
Timing SNF Extractor 00:00:00
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:02
Memory Allocated
-----------------
Peak memory allocated during compilation = 137,494K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -