traps.c

来自「优龙2410linux2.6.8内核源代码」· C语言 代码 · 共 759 行 · 第 1/2 页

C
759
字号
/* *  arch/ppc/kernel/traps.c * *  Copyright (C) 1995-1996  Gary Thomas (gdt@linuxppc.org) * *  This program is free software; you can redistribute it and/or *  modify it under the terms of the GNU General Public License *  as published by the Free Software Foundation; either version *  2 of the License, or (at your option) any later version. * *  Modified by Cort Dougan (cort@cs.nmt.edu) *  and Paul Mackerras (paulus@cs.anu.edu.au) *//* * This file handles the architecture-dependent parts of hardware exceptions */#include <linux/errno.h>#include <linux/sched.h>#include <linux/kernel.h>#include <linux/mm.h>#include <linux/stddef.h>#include <linux/unistd.h>#include <linux/ptrace.h>#include <linux/slab.h>#include <linux/user.h>#include <linux/a.out.h>#include <linux/interrupt.h>#include <linux/config.h>#include <linux/init.h>#include <linux/module.h>#include <linux/prctl.h>#include <asm/pgtable.h>#include <asm/uaccess.h>#include <asm/system.h>#include <asm/io.h>#include <asm/reg.h>#include <asm/xmon.h>#ifdef CONFIG_PMAC_BACKLIGHT#include <asm/backlight.h>#endif#ifdef CONFIG_XMONvoid (*debugger)(struct pt_regs *regs) = xmon;int (*debugger_bpt)(struct pt_regs *regs) = xmon_bpt;int (*debugger_sstep)(struct pt_regs *regs) = xmon_sstep;int (*debugger_iabr_match)(struct pt_regs *regs) = xmon_iabr_match;int (*debugger_dabr_match)(struct pt_regs *regs) = xmon_dabr_match;void (*debugger_fault_handler)(struct pt_regs *regs);#else#ifdef CONFIG_KGDBvoid (*debugger)(struct pt_regs *regs);int (*debugger_bpt)(struct pt_regs *regs);int (*debugger_sstep)(struct pt_regs *regs);int (*debugger_iabr_match)(struct pt_regs *regs);int (*debugger_dabr_match)(struct pt_regs *regs);void (*debugger_fault_handler)(struct pt_regs *regs);#else#define debugger(regs)			do { } while (0)#define debugger_bpt(regs)		0#define debugger_sstep(regs)		0#define debugger_iabr_match(regs)	0#define debugger_dabr_match(regs)	0#define debugger_fault_handler		((void (*)(struct pt_regs *))0)#endif#endif/* * Trap & Exception support */spinlock_t die_lock = SPIN_LOCK_UNLOCKED;void die(const char * str, struct pt_regs * fp, long err){	static int die_counter;	int nl = 0;	console_verbose();	spin_lock_irq(&die_lock);#ifdef CONFIG_PMAC_BACKLIGHT	set_backlight_enable(1);	set_backlight_level(BACKLIGHT_MAX);#endif	printk("Oops: %s, sig: %ld [#%d]\n", str, err, ++die_counter);#ifdef CONFIG_PREEMPT	printk("PREEMPT ");	nl = 1;#endif#ifdef CONFIG_SMP	printk("SMP NR_CPUS=%d ", NR_CPUS);	nl = 1;#endif	if (nl)		printk("\n");	show_regs(fp);	spin_unlock_irq(&die_lock);	/* do_exit() should take care of panic'ing from an interrupt	 * context so we don't handle it here	 */	do_exit(err);}void _exception(int signr, struct pt_regs *regs, int code, unsigned long addr){	siginfo_t info;	if (!user_mode(regs)) {		debugger(regs);		die("Exception in kernel mode", regs, signr);	}	info.si_signo = signr;	info.si_errno = 0;	info.si_code = code;	info.si_addr = (void __user *) addr;	force_sig_info(signr, &info, current);}/* * I/O accesses can cause machine checks on powermacs. * Check if the NIP corresponds to the address of a sync * instruction for which there is an entry in the exception * table. * Note that the 601 only takes a machine check on TEA * (transfer error ack) signal assertion, and does not * set any of the top 16 bits of SRR1. *  -- paulus. */static inline int check_io_access(struct pt_regs *regs){#ifdef CONFIG_PPC_PMAC	unsigned long msr = regs->msr;	const struct exception_table_entry *entry;	unsigned int *nip = (unsigned int *)regs->nip;	if (((msr & 0xffff0000) == 0 || (msr & (0x80000 | 0x40000)))	    && (entry = search_exception_tables(regs->nip)) != NULL) {		/*		 * Check that it's a sync instruction, or somewhere		 * in the twi; isync; nop sequence that inb/inw/inl uses.		 * As the address is in the exception table		 * we should be able to read the instr there.		 * For the debug message, we look at the preceding		 * load or store.		 */		if (*nip == 0x60000000)		/* nop */			nip -= 2;		else if (*nip == 0x4c00012c)	/* isync */			--nip;		if (*nip == 0x7c0004ac || (*nip >> 26) == 3) {			/* sync or twi */			unsigned int rb;			--nip;			rb = (*nip >> 11) & 0x1f;			printk(KERN_DEBUG "%s bad port %lx at %p\n",			       (*nip & 0x100)? "OUT to": "IN from",			       regs->gpr[rb] - _IO_BASE, nip);			regs->msr |= MSR_RI;			regs->nip = entry->fixup;			return 1;		}	}#endif /* CONFIG_PPC_PMAC */	return 0;}#if defined(CONFIG_4xx) || defined(CONFIG_BOOKE)/* On 4xx, the reason for the machine check or program exception   is in the ESR. */#define get_reason(regs)	((regs)->dsisr)#ifndef CONFIG_E500#define get_mc_reason(regs)	((regs)->dsisr)#else#define get_mc_reason(regs)	(mfspr(SPRN_MCSR))#endif#define REASON_FP		0#define REASON_ILLEGAL		ESR_PIL#define REASON_PRIVILEGED	ESR_PPR#define REASON_TRAP		ESR_PTR/* single-step stuff */#define single_stepping(regs)	(current->thread.dbcr0 & DBCR0_IC)#define clear_single_step(regs)	(current->thread.dbcr0 &= ~DBCR0_IC)#else/* On non-4xx, the reason for the machine check or program   exception is in the MSR. */#define get_reason(regs)	((regs)->msr)#define get_mc_reason(regs)	((regs)->msr)#define REASON_FP		0x100000#define REASON_ILLEGAL		0x80000#define REASON_PRIVILEGED	0x40000#define REASON_TRAP		0x20000#define single_stepping(regs)	((regs)->msr & MSR_SE)#define clear_single_step(regs)	((regs)->msr &= ~MSR_SE)#endifvoid MachineCheckException(struct pt_regs *regs){	unsigned long reason = get_mc_reason(regs);	if (user_mode(regs)) {		regs->msr |= MSR_RI;		_exception(SIGBUS, regs, BUS_ADRERR, regs->nip);		return;	}#if defined(CONFIG_8xx) && defined(CONFIG_PCI)	/* the qspan pci read routines can cause machine checks -- Cort */	bad_page_fault(regs, regs->dar, SIGBUS);	return;#endif	if (debugger_fault_handler) {		debugger_fault_handler(regs);		regs->msr |= MSR_RI;		return;	}	if (check_io_access(regs))		return;#if defined(CONFIG_4xx) && !defined(CONFIG_440A)	if (reason & ESR_IMCP) {		printk("Instruction");		mtspr(SPRN_ESR, reason & ~ESR_IMCP);	} else		printk("Data");	printk(" machine check in kernel mode.\n");#elif defined(CONFIG_440A)	printk("Machine check in kernel mode.\n");	if (reason & ESR_IMCP){		printk("Instruction Synchronous Machine Check exception\n");		mtspr(SPRN_ESR, reason & ~ESR_IMCP);	}	else {		u32 mcsr = mfspr(SPRN_MCSR);		if (mcsr & MCSR_IB)			printk("Instruction Read PLB Error\n");		if (mcsr & MCSR_DRB)			printk("Data Read PLB Error\n");		if (mcsr & MCSR_DWB)			printk("Data Write PLB Error\n");		if (mcsr & MCSR_TLBP)			printk("TLB Parity Error\n");		if (mcsr & MCSR_ICP){			flush_instruction_cache();			printk("I-Cache Parity Error\n");		}		if (mcsr & MCSR_DCSP)			printk("D-Cache Search Parity Error\n");		if (mcsr & MCSR_DCFP)			printk("D-Cache Flush Parity Error\n");		if (mcsr & MCSR_IMPE)			printk("Machine Check exception is imprecise\n");		/* Clear MCSR */		mtspr(SPRN_MCSR, mcsr);	}#elif defined (CONFIG_E500)	printk("Machine check in kernel mode.\n");	printk("Caused by (from MCSR=%lx): ", reason);	if (reason & MCSR_MCP)		printk("Machine Check Signal\n");	if (reason & MCSR_ICPERR)		printk("Instruction Cache Parity Error\n");	if (reason & MCSR_DCP_PERR)		printk("Data Cache Push Parity Error\n");	if (reason & MCSR_DCPERR)		printk("Data Cache Parity Error\n");	if (reason & MCSR_GL_CI)		printk("Guarded Load or Cache-Inhibited stwcx.\n");	if (reason & MCSR_BUS_IAERR)		printk("Bus - Instruction Address Error\n");	if (reason & MCSR_BUS_RAERR)		printk("Bus - Read Address Error\n");	if (reason & MCSR_BUS_WAERR)		printk("Bus - Write Address Error\n");	if (reason & MCSR_BUS_IBERR)		printk("Bus - Instruction Data Error\n");	if (reason & MCSR_BUS_RBERR)		printk("Bus - Read Data Bus Error\n");	if (reason & MCSR_BUS_WBERR)		printk("Bus - Read Data Bus Error\n");	if (reason & MCSR_BUS_IPERR)		printk("Bus - Instruction Parity Error\n");	if (reason & MCSR_BUS_RPERR)		printk("Bus - Read Parity Error\n");#else /* !CONFIG_4xx && !CONFIG_E500 */	printk("Machine check in kernel mode.\n");	printk("Caused by (from SRR1=%lx): ", reason);	switch (reason & 0x601F0000) {	case 0x80000:		printk("Machine check signal\n");		break;	case 0:		/* for 601 */	case 0x40000:	case 0x140000:	/* 7450 MSS error and TEA */		printk("Transfer error ack signal\n");		break;	case 0x20000:		printk("Data parity error signal\n");		break;	case 0x10000:		printk("Address parity error signal\n");		break;	case 0x20000000:		printk("L1 Data Cache error\n");		break;	case 0x40000000:		printk("L1 Instruction Cache error\n");		break;	case 0x00100000:		printk("L2 data cache parity error\n");		break;	default:		printk("Unknown values in msr\n");	}#endif /* CONFIG_4xx */	debugger(regs);	die("machine check", regs, SIGBUS);}void SMIException(struct pt_regs *regs){	debugger(regs);#if !(defined(CONFIG_XMON) || defined(CONFIG_KGDB))	show_regs(regs);	panic("System Management Interrupt");#endif}void UnknownException(struct pt_regs *regs){	printk("Bad trap at PC: %lx, MSR: %lx, vector=%lx    %s\n",	       regs->nip, regs->msr, regs->trap, print_tainted());	_exception(SIGTRAP, regs, 0, 0);}void InstructionBreakpoint(struct pt_regs *regs){	if (debugger_iabr_match(regs))		return;	_exception(SIGTRAP, regs, TRAP_BRKPT, 0);}void RunModeException(struct pt_regs *regs){	_exception(SIGTRAP, regs, 0, 0);}/* Illegal instruction emulation support.  Originally written to * provide the PVR to user applications using the mfspr rd, PVR. * Return non-zero if we can't emulate, or EFAULT if the associated * memory access caused an access fault.  Return zero on success. * * There are a couple of ways to do this, either "decode" the instruction * or directly match lots of bits.  In this case, matching lots of * bits is faster and easier. * */#define INST_MFSPR_PVR		0x7c1f42a6#define INST_MFSPR_PVR_MASK	0xfc1fffffstatic int emulate_instruction(struct pt_regs *regs){	u32 instword;	u32 rd;	int retval;	retval = -EINVAL;	if (!user_mode(regs))		return retval;

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?