📄 m5stats.txt
字号:
L2.overall_mshr_miss_latency 3708967014 # number of overall MSHR miss cyclesL2.overall_mshr_miss_rate 0.482513 # mshr miss rate for overall accessesL2.overall_mshr_misses 2508616 # number of overall MSHR missesL2.overall_mshr_uncacheable_latency 1140272834 # number of overall MSHR uncacheable cyclesL2.overall_mshr_uncacheable_misses 772988 # number of overall MSHR uncacheable missesL2.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cacheL2.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshrL2.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queueL2.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer leftL2.prefetcher.num_hwpf_identified 0 # number of hwpf identifiedL2.prefetcher.num_hwpf_issued 0 # number of hwpf issuedL2.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocatedL2.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual pageL2.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation timeL2.read_accesses 3417381 # number of read accesses(hits+misses)L2.read_avg_miss_latency 1493.586839 # average read miss latencyL2.read_avg_mshr_miss_latency 1478.491333 # average read mshr miss latencyL2.read_avg_mshr_uncacheable_latency 1459.434873 # average read mshr uncacheable latencyL2.read_hits 908765 # number of read hitsL2.read_miss_latency 3746835842 # number of read miss cyclesL2.read_miss_rate 0.734076 # miss rate for read accessesL2.read_misses 2508616 # number of read missesL2.read_mshr_miss_latency 3708967014 # number of read MSHR miss cyclesL2.read_mshr_miss_rate 0.734076 # mshr miss rate for read accessesL2.read_mshr_misses 2508616 # number of read MSHR missesL2.read_mshr_uncacheable 502407 # number of read MSHR uncacheableL2.read_mshr_uncacheable_latency 733230296 # number of read MSHR uncacheable cyclesL2.replacements 2507566 # number of replacementsL2.sampled_refs 2508590 # Sample count of references to valid blocks.L2.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutionsL2.tagsinuse 1023.842095 # Cycle average of tags in useL2.total_refs 1654304 # Total number of references to valid blocks.L2.warmup_cycle 79608 # Cycle when the warmup percentage was hit.L2.write_avg_mshr_uncacheable_latency 1504.327865 # average write mshr uncacheable latencyL2.write_mshr_uncacheable 270581 # number of write MSHR uncacheableL2.write_mshr_uncacheable_latency 407042538 # number of write MSHR uncacheable cyclesL2.writeback_accesses 1781688 # number of writeback accesses(hits+misses)L2.writeback_hits 745539 # number of writeback hitsL2.writeback_miss_rate 0.581555 # miss rate for writeback accessesL2.writeback_misses 1036149 # number of writeback missesL2.writeback_mshr_miss_rate 0.581555 # mshr miss rate for writeback accessesL2.writeback_mshr_misses 1036149 # number of writeback MSHR missesL2.writebacks 618435 # number of writebacksSDRAM.accesses 4936187 # total number of accessesSDRAM.bytes_requested 161053831 # total number of bytes requestedSDRAM.bytes_sent 161053831 # total number of bytes sentSDRAM.compressed_responses 0 # total number of accesses that are compressedcheckMem.page_count 0 # total number of pages allocatedcheckMem.page_mem 0 # total size of memory pages allocatedcheckMem.ptab_accesses 7750940 # total page table accessesscheckMem.ptab_miss_rate 0.0000 # first level page table miss ratecheckMem.ptab_misses 0 # total first level page table misseshost_mem_usage 4660 # Number of bytes of host memory usedhost_seconds 505.82 # Real time elapsed on the hosthost_tick_rate 280089 # Simulator tick rate (ticks/s)mainMem.page_count 0 # total number of pages allocatedmainMem.page_mem 0 # total size of memory pages allocatedmainMem.ptab_accesses 4974601 # total page table accessessmainMem.ptab_miss_rate 0.0000 # first level page table miss ratemainMem.ptab_misses 0 # total first level page table missessim_freq 200000000 # Frequency of simulated tickssim_seconds 0.708369 # Number of seconds simulatedsim_ticks 141673765 # Number of ticks simulatedtest.num_copies 0 # number of copy accesses completedtest.num_reads 5000001 # number of read accesses completedtest.num_writes 2691189 # number of write accesses completedtoL2Bus.addr_idle_cycles 95468404 # number of cycles bus was idletoL2Bus.addr_idle_fraction 0.673861 # fraction of time addr bus was idletoL2Bus.addr_queued 11.890435 # average queueing delay seen by bus requesttoL2Bus.addr_queued_cycles 74227657 # total number of queued cycles for all requeststoL2Bus.addr_requests 6242636 # number of transmissions on bustoL2Bus.bus_blocked 2423036 # number of times bus was blockedtoL2Bus.bus_blocked_cycles 70576300 # number of cycles bus was blockedtoL2Bus.bus_blocked_fraction 0.498161 # fraction of time bus was blockedtoL2Bus.data_idle_cycles 129729710 # number of cycles bus was idletoL2Bus.data_idle_fraction 0.915693 # fraction of time data bus was idletoL2Bus.data_queued 2.026451 # average queueing delay seen by bus requesttoL2Bus.data_queued_cycles 7943196 # total number of queued cycles for all requeststoL2Bus.data_requests 3919757 # number of transmissions on bustoL2Bus.null_grants 0 # number of null grants (wasted cycles)toMemBus.addr_idle_cycles 120846364 # number of cycles bus was idletoMemBus.addr_idle_fraction 0.852990 # fraction of time addr bus was idletoMemBus.addr_queued 13.751746 # average queueing delay seen by bus requesttoMemBus.addr_queued_cycles 71602138 # total number of queued cycles for all requeststoMemBus.addr_requests 5206767 # number of transmissions on bustoMemBus.bus_blocked 137 # number of times bus was blockedtoMemBus.bus_blocked_cycles 368 # number of cycles bus was blockedtoMemBus.bus_blocked_fraction 0.000003 # fraction of time bus was blockedtoMemBus.data_idle_cycles 71971052 # number of cycles bus was idletoMemBus.data_idle_fraction 0.508006 # fraction of time data bus was idletoMemBus.data_queued 6.440065 # average queueing delay seen by bus requesttoMemBus.data_queued_cycles 19390984 # total number of queued cycles for all requeststoMemBus.data_requests 3010992 # number of transmissions on bustoMemBus.null_grants 0 # number of null grants (wasted cycles)toMemBusSlow.addr_idle_cycles 100019584 # number of cycles bus was idletoMemBusSlow.addr_idle_fraction 0.705985 # fraction of time addr bus was idletoMemBusSlow.addr_queued 52.329066 # average queueing delay seen by bus requesttoMemBusSlow.addr_queued_cycles 272465202 # total number of queued cycles for all requeststoMemBusSlow.addr_requests 5206766 # number of transmissions on bustoMemBusSlow.bus_blocked 0 # number of times bus was blockedtoMemBusSlow.bus_blocked_cycles 0 # number of cycles bus was blockedtoMemBusSlow.bus_blocked_fraction 0 # fraction of time bus was blockedtoMemBusSlow.data_idle_cycles 2268336 # number of cycles bus was idletoMemBusSlow.data_idle_fraction 0.016011 # fraction of time data bus was idletoMemBusSlow.data_queued 1159.212787 # average queueing delay seen by bus requesttoMemBusSlow.data_queued_cycles 3490381588 # total number of queued cycles for all requeststoMemBusSlow.data_requests 3010993 # number of transmissions on bustoMemBusSlow.null_grants 0 # number of null grants (wasted cycles)---------- End Simulation Statistics ----------⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -