📄 xy506_ses6and7.mdl
字号:
SourceBlock "simulink/Discrete/Integer Delay"
SourceType "Integer Delay"
vinit "0.0"
samptime "1/81920"
NumDelays "10"
}
Block {
BlockType Reference
Name "Integer Delay3"
Ports [1, 1]
Position [585, 73, 620, 107]
SourceBlock "simulink/Discrete/Integer Delay"
SourceType "Integer Delay"
vinit "0.0"
samptime "1/81920"
NumDelays "10"
}
Block {
BlockType Product
Name "Product1"
Ports [2, 1]
Position [355, 137, 385, 168]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "Product2"
Ports [2, 1]
Position [515, 142, 545, 173]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "Product3"
Ports [2, 1]
Position [670, 142, 700, 173]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "Product4"
Ports [2, 1]
Position [200, 137, 230, 168]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Sum
Name "Sum"
Ports [5, 1]
Position [760, 213, 805, 257]
ShowName off
Inputs "+++++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Outport
Name "Out1"
Position [845, 223, 890, 247]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "In1"
SrcPort 1
Points [15, 0; 0, 50]
Branch {
Points [0, 165]
DstBlock "Sum"
DstPort 5
}
Branch {
DstBlock "Integer Delay"
DstPort 1
}
}
Line {
SrcBlock "Integer Delay"
SrcPort 1
Points [15, 0]
Branch {
DstBlock "Integer Delay1"
DstPort 1
}
Branch {
Points [0, 55]
DstBlock "Product4"
DstPort 1
}
}
Line {
SrcBlock "Constant"
SrcPort 1
DstBlock "Product4"
DstPort 2
}
Line {
SrcBlock "Sum"
SrcPort 1
DstBlock "Out1"
DstPort 1
}
Line {
SrcBlock "Constant1"
SrcPort 1
DstBlock "Product1"
DstPort 2
}
Line {
SrcBlock "Integer Delay1"
SrcPort 1
Points [15, 0]
Branch {
DstBlock "Integer Delay2"
DstPort 1
}
Branch {
Points [0, 55]
DstBlock "Product1"
DstPort 1
}
}
Line {
SrcBlock "Constant2"
SrcPort 1
DstBlock "Product2"
DstPort 2
}
Line {
SrcBlock "Integer Delay2"
SrcPort 1
Points [15, 0]
Branch {
DstBlock "Integer Delay3"
DstPort 1
}
Branch {
Points [0, 60]
DstBlock "Product2"
DstPort 1
}
}
Line {
SrcBlock "Constant3"
SrcPort 1
DstBlock "Product3"
DstPort 2
}
Line {
SrcBlock "Integer Delay3"
SrcPort 1
Points [20, 0; 0, 60]
DstBlock "Product3"
DstPort 1
}
Line {
SrcBlock "Product4"
SrcPort 1
Points [25, 0; 0, 90]
DstBlock "Sum"
DstPort 4
}
Line {
SrcBlock "Product1"
SrcPort 1
Points [30, 0; 0, 80]
DstBlock "Sum"
DstPort 3
}
Line {
SrcBlock "Product2"
SrcPort 1
Points [5, 0; 0, 65]
DstBlock "Sum"
DstPort 2
}
Line {
SrcBlock "Product3"
SrcPort 1
Points [20, 0; 0, 55]
DstBlock "Sum"
DstPort 1
}
}
}
Block {
BlockType Scope
Name "Equaliser Graph"
Ports [1]
Position [935, 528, 965, 562]
NamePlacement "alternate"
Location [6, 682, 1270, 935]
Open off
NumInputPorts "1"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
}
YMin "-0.5"
YMax "0.5"
SaveName "ScopeData3"
DataFormat "StructureWithTime"
MaxDataPoints "1000"
SampleTime "0.1"
}
Block {
BlockType FrameConversion
Name "Frame Conversion - RX"
Position [905, 40, 960, 80]
OutFrame "Frame based"
}
Block {
BlockType FrameConversion
Name "Frame Conversion - TX"
Position [475, 15, 530, 55]
OutFrame "Frame based"
}
Block {
BlockType FromWorkspace
Name "From\nWorkspace"
Position [15, 313, 70, 337]
VariableName "[[1/8192 : 1/8192 : 8]', audio]"
SampleTime "1/8192"
OutputAfterFinalValue "Setting to zero"
}
Block {
BlockType Reference
Name "General QAM\nDemodulator\nBaseband"
Ports [1, 1]
Position [905, 289, 980, 341]
SourceBlock "commdigbbndam2/General QAM\nDemodulator\nBaseba"
"nd"
SourceType "General QAM Demodulator Baseband"
SigCon "constellation"
numSamp "1"
}
Block {
BlockType Reference
Name "General QAM\nModulator\nBaseband"
Ports [1, 1]
Position [275, 289, 350, 341]
SourceBlock "commdigbbndam2/General QAM\nModulator\nBaseband"
SourceType "General QAM Modulator Baseband"
SigCon "constellation"
numSamp "1"
}
Block {
BlockType Reference
Name "Integer to Bit\nConverter - RX"
Ports [1, 1]
Position [780, 38, 860, 82]
SourceBlock "commutil2/Integer to Bit\nConverter"
SourceType "Integer to Bit Converter"
nbits "log2(M)"
}
Block {
BlockType Reference
Name "Integer to Bit\nConverter - TX"
Ports [1, 1]
Position [345, 13, 425, 57]
SourceBlock "commutil2/Integer to Bit\nConverter"
SourceType "Integer to Bit Converter"
nbits "log2(M)"
}
Block {
BlockType Mux
Name "Mux"
Ports [3, 1]
Position [1035, 601, 1040, 639]
ShowName off
Inputs "3"
DisplayOption "bar"
}
Block {
BlockType Mux
Name "Mux1"
Ports [2, 1]
Position [545, 521, 550, 559]
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType Mux
Name "Mux2"
Ports [2, 1]
Position [665, 406, 670, 444]
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType Mux
Name "Mux3"
Ports [2, 1]
Position [900, 526, 905, 564]
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType SubSystem
Name "Predictor_Decode"
Ports [1, 1]
Position [1125, 357, 1170, 403]
Orientation "left"
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "Predictor_Decode"
Location [351, 673, 845, 847]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "In1"
Position [400, 53, 430, 67]
Orientation "left"
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Constant
Name "Constant"
Position [240, 120, 270, 150]
Orientation "left"
Value "predictor_num(1)"
SampleTime "1/8192"
}
Block {
BlockType Gain
Name "Gain2"
Position [285, 45, 315, 75]
Orientation "left"
Gain "predictor_num(2)"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
SampleTime "1/8192"
}
Block {
BlockType Sum
Name "Sum2"
Ports [2, 1]
Position [125, 50, 145, 70]
Orientation "left"
ShowName off
IconShape "round"
Inputs "|++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType UnitDelay
Name "Unit Delay1"
Position [180, 43, 215, 77]
Orientation "left"
SampleTime "1/8192"
}
Block {
BlockType Outport
Name "Out1"
Position [30, 53, 60, 67]
Orientation "left"
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "In1"
SrcPort 1
DstBlock "Gain2"
DstPort 1
}
Line {
SrcBlock "Gain2"
SrcPort 1
DstBlock "Unit Delay1"
DstPort 1
}
Line {
SrcBlock "Unit Delay1"
SrcPort 1
DstBlock "Sum2"
DstPort 1
}
Line {
SrcBlock "Sum2"
SrcPort 1
DstBlock "Out1"
DstPort 1
}
Line {
SrcBlock "Constant"
SrcPort 1
Points [-100, 0]
DstBlock "Sum2"
DstPort 2
}
}
}
Block {
BlockType SubSystem
Name "Predictor_Encode"
Ports [1, 1]
Position [130, 393, 205, 437]
Orientation "left"
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "Predictor_Encode"
Location [656, 627, 1150, 801]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "In1"
Position [400, 53, 430, 67]
Orientation "left"
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Constant
Name "Constant"
Position [240, 120, 270, 150]
Orientation "left"
Value "predictor_num(1)"
SampleTime "1/8192"
}
Block {
BlockType Gain
Name "Gain2"
Position [285, 45, 315, 75]
Orientation "left"
Gain "predictor_num(2)"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
SampleTime "1/8192"
}
Block {
BlockType Sum
Name "Sum2"
Ports [2, 1]
Position [125, 50, 145, 70]
Orientation "left"
ShowName off
IconShape "round"
Inputs "|++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType UnitDelay
Name "Unit Delay1"
Position [180, 43, 215, 77]
Orientation "left"
SampleTime "1/8192"
}
Block {
BlockType Outport
Name "Out1"
Position [30, 53, 60, 67]
Orientation "left"
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "In1"
SrcPort 1
DstBlock "Gain2"
DstPort 1
}
Line {
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -