📄 regkeys
字号:
sprop_27_namePROP_MSimSDFTimingToBeReadsprop_27_val"Setup Time"sprop_280_namePROP_ModelSimUutInstName_postFitsprop_280_val"UUT"sprop_281_namePROP_SimGenVcdFilesprop_281_val"false"sprop_282_namePROP_SimCustom_behavsprop_282_val""sprop_283_namePROP_SimUserCompileList_behavsprop_283_val""sprop_284_namePROP_SimCustom_postXlatesprop_284_val""sprop_285_namePROP_SimCustom_postMapsprop_285_val""sprop_286_namePROP_SimCustom_postParsprop_286_val""sprop_287_namePROP_ModelSimSimRunTime_tbwsprop_287_val"1000ns"sprop_288_namePROP_ModelSimConfigNamesprop_288_val"Default"sprop_289_namePROP_SimModelRenTopLevInstTosprop_289_val"UUT"sprop_28_namePROP_CompxlibOutputDirsprop_28_val"$XILINX/<language>/<simulator>"sprop_290_namePROP_SynthConstraintsFilesprop_290_val""sprop_291_namePROP_impactPortsprop_291_val"Auto - default"sprop_292_namePROP_XPowerOptAdvancedVerboseRptsprop_292_val"false"sprop_293_namePROP_XPowerOptMaxNumberLinessprop_293_val"1000"sprop_294_namePROP_xstSafeImplementsprop_294_val"No"sprop_295_namePROP_FitterOptimization_xpla3sprop_295_val"Density"sprop_296_namePROP_xcpldFitDesPtermLmt_xbrsprop_296_val"28"sprop_297_namePROP_xcpldFitDesInReg_xbrsprop_297_val"true"sprop_298_namePROP_mapTimingModesprop_298_val"Non Timing Driven"sprop_299_namePROP_xilxMapPackfactorsprop_299_val"100"sprop_29_namePROP_CompxlibOverwriteLibsprop_29_val"Overwrite"sprop_2_namePROP_SimUseCustom_postXlatesprop_2_val"false"sprop_300_namePROP_xilxPAReffortLevelsprop_300_val"Standard"sprop_301_namePROP_parTimingModesprop_301_val"Performance Evaluation"sprop_302_namePROP_parGenAsyDlyRptsprop_302_val"false"sprop_303_namePROP_parGenClkRegionRptsprop_303_val"false"sprop_304_namePROP_parGenTimingRptsprop_304_val"true"sprop_305_namePROP_parGenSimModelsprop_305_val"false"sprop_306_namePROP_parPowerReductionsprop_306_val"false"sprop_307_namePROP_mpprViewParRptForSelRsltsprop_307_val""sprop_308_namePROP_parMpprParIterationssprop_308_val"3"sprop_309_namePROP_parMpprResultsToSavesprop_309_val""sprop_30_namePROP_CompxlibOtherCompxlibOptssprop_30_val""sprop_310_namePROP_parMpprResultsDirectorysprop_310_val""sprop_311_namePROP_parMpprNodelistFilesprop_311_val""sprop_312_namePROP_xilxBitgCfg_GenOpt_DbgBitStrsprop_312_val"false"sprop_313_namePROP_xilxBitgReadBk_GenBitStrsprop_313_val"false"sprop_314_namePROP_xilxBitgCfg_GenOpt_LogicAllocFilesprop_314_val"false"sprop_315_namePROP_xilxBitgCfg_GenOpt_MaskFilesprop_315_val"false"sprop_316_namePROP_SynthRAMStylesprop_316_val"Auto"sprop_317_namePROP_xstROMStylesprop_317_val"Auto"sprop_318_namePROP_SynthMuxStylesprop_318_val"Auto"sprop_319_namePROP_xstMoveFirstFfStagesprop_319_val"true"sprop_31_namePROP_CompxlibSimPrimativessprop_31_val"true"sprop_320_namePROP_xstMoveLastFfStagesprop_320_val"true"sprop_321_namePROP_MapPowerReductionsprop_321_val"false"sprop_322_namePROPEXT_SynthFrequency_virtexsprop_322_val"0"sprop_323_namePROPEXT_SynthFrequencySyn_virtexsprop_323_val"0.0"sprop_324_namePROP_MapEffortLevelsprop_324_val"Medium"sprop_325_namePROP_MapPlacerCostTablesprop_325_val"1"sprop_326_namePROP_MapLogicOptimizationsprop_326_val"false"sprop_327_namePROP_MapRegDuplicationsprop_327_val"false"sprop_328_namePROP_MapSmartGuideFileNamesprop_328_val"top_guide.ncd"sprop_329_namePROP_MapSmartGuideFileNamesprop_329_val"top_guide.ncd"sprop_32_namePROP_SimModelGenerateTestbenchFilesprop_32_val"false"sprop_330_namePROP_ParSmartGuideFileNamesprop_330_val"top_guide.ncd"sprop_331_namePROP_ParSmartGuideFileNamesprop_331_val"top_guide.ncd"sprop_332_namePROP_DevFamilyPMNamesprop_332_val"spartan3e"sprop_333_namePROP_DevDevicesprop_333_val"xc3s500e"sprop_334_namePROP_CompxlibSimPathsprop_334_val"C:/Modeltech_6.1b/win32"sprop_335_namePROP_CompxlibLangsprop_335_val"All"sprop_336_namePROP_SimModelGenMultiHierFilesprop_336_val"false"sprop_337_namePROP_xilxPARextraEffortLevelsprop_337_val"None"sprop_338_namePROP_parPowerActivityFilesprop_338_val""sprop_339_namePROP_MapPowerActivityFilesprop_339_val""sprop_33_namePROP_SimModelInsertBuffersPulseSwallowsprop_33_val"false"sprop_340_namePROP_MapExtraEffortsprop_340_val"None"sprop_341_namePROP_DevPackagesprop_341_val"fg320"sprop_342_namePROP_Synthesis_Toolsprop_342_val"Synplify (Verilog)"sprop_343_namePROP_CompxlibUniSimLibsprop_343_val"true"sprop_344_namePROP_CompxlibUni9000Libsprop_344_val"true"sprop_345_namePROP_DevSpeedsprop_345_val"-5"sprop_346_namePROP_PreferredLanguagesprop_346_val"Verilog"sprop_347_namePROP_ChangeDevSpeedsprop_347_val"-5"sprop_348_namePROP_SimModelTargetsprop_348_val"Verilog"sprop_349_namePROP_tbwTestbenchTargetLangsprop_349_val"Verilog"sprop_34_namePROP_SimModelOtherNetgenOptssprop_34_val""sprop_350_namePROP_xilxPreTrceSpeedsprop_350_val"-5"sprop_351_namePROP_xilxPostTrceSpeedsprop_351_val"-5"sprop_352_namePROP_SimModelRenTopLevArchTosprop_352_val"Structure"sprop_353_namePROP_SimModelGenArchOnlysprop_353_val"false"sprop_354_namePROP_SimModelOutputExtIdentsprop_354_val"false"sprop_355_namePROP_SimModelRenTopLevModsprop_355_val""sprop_356_namePROP_SimModelIncUselibDirInVerilogFilesprop_356_val"false"sprop_357_namePROP_SimModelIncSdfAnnInVerilogFilesprop_357_val"true"sprop_358_namePROP_SimModelNoEscapeSignalsprop_358_val"false"sprop_359_namePROP_netgenPostXlateSimModelNamesprop_359_val"top_translate.v"sprop_35_namePROP_SimModelRetainHierarchysprop_35_val"true"sprop_360_namePROP_netgenPostMapSimModelNamesprop_360_val"top_map.v"sprop_361_namePROP_netgenPostParSimModelNamesprop_361_val"top_timesim.v"sprop_362_namePROP_bencherPostXlateTestbenchNamesprop_362_val"stimulus.translate_tfw"sprop_363_namePROP_bencherPostMapTestbenchNamesprop_363_val"stimulus.map_tfw"sprop_364_namePROP_bencherPostParTestbenchNamesprop_364_val"stimulus.timesim_tfw"sprop_365_namePROP_SimModelIncSimprimInVerilogFilesprop_365_val"false"sprop_366_namePROP_SimModelIncUnisimInVerilogFilesprop_366_val"false"sprop_367_namePROP_netgenPostSynthesisSimModelNamesprop_367_val"top_synthesis.v"sprop_368_namePROP_SimModelAutoInsertGlblModuleInNetlistsprop_368_val"true"sprop_369_namePROP_PostXlateSimModelNamesprop_369_val"top_translate.v"sprop_36_namePROP_SynthOptsprop_36_val"Speed"sprop_370_namePROP_PostXlateSimModelNamesprop_370_val"top_translate.v"sprop_371_namePROP_PostMapSimModelNamesprop_371_val"top_map.v"sprop_372_namePROP_PostMapSimModelNamesprop_372_val"top_map.v"sprop_373_namePROP_PostParSimModelNamesprop_373_val"top_timesim.v"sprop_374_namePROP_PostParSimModelNamesprop_374_val"top_timesim.v"sprop_375_namePROP_PostParSimModelNamesprop_375_val"top_timesim.v"sprop_376_namePROP_PostParSimModelNamesprop_376_val"top_timesim.v"sprop_377_namePROP_tbwPostXlateTestbenchNamesprop_377_val"stimulus.translate_tfw"sprop_378_namePROP_tbwPostXlateTestbenchNamesprop_378_val"stimulus.translate_tfw"sprop_379_namePROP_tbwPostXlateTestbenchNamesprop_379_val"stimulus.translate_tfw"sprop_37_namePROP_SynthOptEffortsprop_37_val"Normal"sprop_380_namePROP_tbwPostXlateTestbenchNamesprop_380_val"stimulus.translate_tfw"sprop_381_namePROP_tbwPostMapTestbenchNamesprop_381_val"stimulus.map_tfw"sprop_382_namePROP_tbwPostMapTestbenchNamesprop_382_val"stimulus.map_tfw"sprop_383_namePROP_tbwPostMapTestbenchNamesprop_383_val"stimulus.map_tfw"sprop_384_namePROP_tbwPostMapTestbenchNamesprop_384_val"stimulus.map_tfw"sprop_385_namePROP_tbwPostParTestbenchNamesprop_385_val"stimulus.timesim_tfw"sprop_386_namePROP_tbwPostParTestbenchNamesprop_386_val"stimulus.timesim_tfw"sprop_387_namePROP_tbwPostParTestbenchNamesprop_387_val"stimulus.timesim_tfw"sprop_388_namePROP_tbwPostParTestbenchNamesprop_388_val"stimulus.timesim_tfw"sprop_389_namePROP_tbwPostParTestbenchNamesprop_389_val"stimulus.timesim_tfw"sprop_38_namePROP_xstUseSynthConstFilesprop_38_val"true"sprop_390_namePROP_tbwPostParTestbenchNamesprop_390_val"stimulus.timesim_tfw"sprop_391_namePROP_PostSynthesisSimModelNamesprop_391_val"top_synthesis.v"sprop_392_namePROP_PostSynthesisSimModelNamesprop_392_val"top_synthesis.v"sprop_393_namePROP_SimModelBringOutGtsNetAsAPortsprop_393_val"false"sprop_394_namePROP_SimModelBringOutGsrNetAsAPortsprop_394_val"false"sprop_395_namePROP_netgenRenameTopLevEntTosprop_395_val""sprop_396_namePROP_SimModelPathUsedInSdfAnnsprop_396_val"Default"sprop_39_namePROP_xstLibSearchOrdersprop_39_val""sprop_3_namePROP_Parse_Targetsprop_3_val"synthesis"sprop_40_namePROP_xstCasesprop_40_val"Maintain"sprop_41_namePROP_xstWorkDirsprop_41_val"./xst"sprop_42_namePROP_xstIniFilesprop_42_val""sprop_43_namePROP_xstVerilog2001sprop_43_val"true"sprop_44_namePROP_xstVeriIncludeDir_Globalsprop_44_val""sprop_45_namePROP_xstUserCompileListsprop_45_val""sprop_46_namePROP_xstGenericsParameterssprop_46_val""sprop_47_namePROP_xstVerilogMacrossprop_47_val""sprop_48_namePROP_xst_otherCmdLineOptionssprop_48_val""sprop_49_namePROP_xstGenerateRTLNetlistsprop_49_val"Yes"sprop_4_namePROP_Top_Level_Module_Typesprop_4_val"HDL"sprop_50_namePROP_xstHierarchySeparatorsprop_50_val"/"sprop_51_namePROP_xstBusDelimitersprop_51_val"<>"sprop_52_namePROP_SynthFsmEncodesprop_52_val"Auto"sprop_53_namePROP_SynthCaseImplStylesprop_53_val"None"sprop_54_namePROP_SynthResSharingsprop_54_val"true"sprop_55_namePROP_SynthExtractMuxsprop_55_val"Yes"sprop_56_namePROP_xilxSynthAddIObufsprop_56_val"true"sprop_57_namePROP_xstEquivRegRemovalsprop_57_val"true"sprop_58_namePROP_ibiswriterShowAllModelssprop_58_val"false"sprop_59_namePROP_ImpactProjectFilesprop_59_val"Default"sprop_5_namePROP_SynthTopsprop_5_val"Module|top"sprop_60_namePROP_ngdbuild_otherCmdLineOptionssprop_60_val""sprop_61_namePROP_SynthXORCollapsesprop_61_val"true"sprop_62_namePROP_xilxNgdbld_AULsprop_62_val"false"sprop_63_namePROP_xilxNgdbldMacrosprop_63_val""sprop_64_namePROP_xilxSynthKeepHierarchysprop_64_val"No"sprop_65_namePROP_xstNetlistHierarchysprop_65_val"As Optimized"sprop_66_namePROP_XPowerOptVerboseRptsprop_66_val"false"sprop_67_namePROP_XPowerOptLoadXMLFilesprop_67_val"Default"sprop_68_namePROP_XPowerOptOutputFilesprop_68_val"Default"sprop_69_namePROP_XPowerOptLoadVCDFilesprop_69_val"Default"sprop_6_namePROP_BehavioralSimTopsprop_6_val"Module|stimulus"sprop_70_namePROP_XPowerOptLoadPCFFilesprop_70_val"Default"sprop_71_namePROP_XPowerOptInputTclScriptsprop_71_val""sprop_72_namePROP_XPowerOtherXPowerOptssprop_72_val""sprop_73_namePROP_XplorerModesprop_73_val"Off"sprop_74_namePROP_UserEditorPreferencesprop_74_val"ISE Text Editor"sprop_75_namePROP_UserEditorCustomSettingsprop_75_val""sprop_76_namePROP_UserConstraintEditorPreferencesprop_76_val"Constraints Editor"sprop_77_namePROP_FlowDebugLevelsprop_77_val"0"sprop_78_namePROP_FitterReportFormatsprop_78_val"HTML"sprop_79_namePROP_Enable_Message_Capturesprop_79_val"true"sprop_7_namePROP_PostXlateSimTopsprop_7_val"Module|stimulus"sprop_80_namePROP_Enable_Message_Filteringsprop_80_val"false"sprop_81_namePROP_Enable_Incremental_Messagingsprop_81_val"false"sprop_82_namePROP_lockPinsUcfFilesprop_82_val""sprop_83_namePROP_SynthUseFsmExplorerDatasprop_83_val"false"sprop_84_namePROP_SynthSymbolicFsmsprop_84_val"true"sprop_85_namePROP_SynthResourceSharingsprop_85_val"true"sprop_86_namePROP_SynthNumCriticalPathssprop_86_val"0"sprop_87_namePROP_SynthNumStartEndPointssprop_87_val"0"sprop_88_namePROP_WriteVerilogNetlistsprop_88_val"false"sprop_89_namePROP_WriteVHDLNetlistsprop_89_val"false"sprop_8_namePROP_PostMapSimTopsprop_8_val"Module|stimulus"sprop_90_namePROP_WriteVendorConstFilesprop_90_val"true"sprop_91_namePROP_SynthDisableIOInsertionsprop_91_val"false"sprop_92_namePROP_SynthFanoutsprop_92_val"100"sprop_93_namePROP_ConstFileNamesprop_93_val""sprop_94_namePROP_ConstFileAddOptionsprop_94_val"true"sprop_95_namePROP_SynthProcBoundsprop_95_val"true"sprop_96_namePROP_SynthEnumEncodingsprop_96_val"default"sprop_97_namePROP_Verilog2001sprop_97_val"true"sprop_98_namePROP_EnableWYSIWYGsprop_98_val"None"sprop_99_namePROP_xcpldUseLocConstsprop_99_val"Always"sprop_9_namePROP_PostParSimTopsprop_9_val"Module|stimulus"s⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -