test.fit.eqn

altera公司的FPGA的一些开发用的VHDL的源代码用于学习

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--E1__clk0 is pllll:inst3|altpll:altpll_component|_clk0 at PLL_2
E1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(SYSCLK), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--D1_lint1 is int:inst10|lint1 at LC_X16_Y13_N2
--operation mode is normal

D1_lint1_lut_out = !D1_state.done2 & D1_lint1 # !D1_state.idle;
D1_lint1 = DFFEAS(D1_lint1_lut_out, GLOBAL(E1__clk0), VCC, , LRESETo_, , , , );


--D1L172Q is int:inst10|wr~reg0 at LC_X16_Y14_N9
--operation mode is normal

D1L172Q_lut_out = D1_state.w0;
D1L172Q = DFFEAS(D1L172Q_lut_out, GLOBAL(E1__clk0), VCC, , D1L86, , , , );


--D1L85Q is int:inst10|process0~7 at LC_X16_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L85Q_lut_out = GND;
D1L85Q = DFFEAS(D1L85Q_lut_out, GLOBAL(E1__clk0), VCC, , D1L86, D1_state.idle, , , VCC);


--D1L84Q is int:inst10|process0~4 at LC_X15_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L84Q_lut_out = GND;
D1L84Q = DFFEAS(D1L84Q_lut_out, GLOBAL(E1__clk0), VCC, , D1L88, D1_state.idle, , , VCC);


--D1L3Q is int:inst10|ccs~reg0 at LC_X16_Y13_N6
--operation mode is normal

D1L3Q_lut_out = !D1L2;
D1L3Q = DFFEAS(D1L3Q_lut_out, GLOBAL(E1__clk0), VCC, , D1L89, , , , );


--D1L83Q is int:inst10|process0~0 at LC_X16_Y13_N4
--operation mode is normal

D1L83Q_lut_out = D1_state.idle;
D1L83Q = DFFEAS(D1L83Q_lut_out, GLOBAL(E1__clk0), VCC, , D1L89, , , , );


--D1_state.done2 is int:inst10|state.done2 at LC_X16_Y14_N4
--operation mode is normal

D1_state.done2_lut_out = ready & inst2 & D1_state.done2 # !ready & (D1_state.w3 # inst2 & D1_state.done2);
D1_state.done2 = DFFEAS(D1_state.done2_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , , , , );


--D1_state.idle is int:inst10|state.idle at LC_X15_Y14_N4
--operation mode is normal

D1_state.idle_lut_out = inst2 # !D1_state.done2 & D1_state.idle;
D1_state.idle = DFFEAS(D1_state.idle_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , , , , );


--D1_state.w0 is int:inst10|state.w0 at LC_X19_Y13_N3
--operation mode is normal

D1_state.w0_lut_out = A1L112 & (D1_state.zz & A1L116);
D1_state.w0 = DFFEAS(D1_state.w0_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , , , , );


--D1_state.r1 is int:inst10|state.r1 at LC_X16_Y14_N8
--operation mode is normal

D1_state.r1_lut_out = !D1_state.idle & inst2;
D1_state.r1 = DFFEAS(D1_state.r1_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , , , , );


--D1L86 is int:inst10|process0~258 at LC_X16_Y13_N5
--operation mode is normal

D1L86 = LRESETo_ & (D1_state.w0 # D1_state.r1 # !D1_state.idle);


--D1L2 is int:inst10|ccs~5 at LC_X15_Y14_N8
--operation mode is normal

D1L2 = !D1_state.r2 & !D1_state.w1;

--D1L1Q is int:inst10|blast~reg0 at LC_X15_Y14_N8
--operation mode is normal

D1L1Q = DFFEAS(D1L2, GLOBAL(E1__clk0), VCC, , D1L88, , , , );


--D1_state.r4 is int:inst10|state.r4 at LC_X15_Y14_N3
--operation mode is normal

D1_state.r4_lut_out = D1_state.r3 # ready & (D1_state.r4);
D1_state.r4 = DFFEAS(D1_state.r4_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , , , , );


--D1_state.w3 is int:inst10|state.w3 at LC_X15_Y14_N7
--operation mode is normal

D1_state.w3_lut_out = D1_state.w2 # ready & D1_state.w3;
D1_state.w3 = DFFEAS(D1_state.w3_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , , , , );


--D1L87 is int:inst10|process0~259 at LC_X15_Y14_N5
--operation mode is normal

D1L87 = LRESETo_ & (!D1_state.w3 & !D1_state.r4 # !ready);


--D1L90 is int:inst10|reduce_or~49 at LC_X15_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_state.r2_qfbk = D1_state.r2;
D1L90 = D1_state.idle & !D1_state.r2_qfbk & !D1_state.w1;

--D1_state.r2 is int:inst10|state.r2 at LC_X15_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_state.r2 = DFFEAS(D1L90, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , D1_state.r1, , , VCC);


--D1L88 is int:inst10|process0~260 at LC_X15_Y14_N9
--operation mode is normal

D1L88 = D1L87 & (D1_state.r4 # D1_state.w3 # !D1L90);


--D1L89 is int:inst10|process0~261 at LC_X15_Y14_N2
--operation mode is normal

D1L89 = LRESETo_ & (D1_state.w0 # D1_state.r1 # !D1L90);


--inst2 is inst2 at LC_X16_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

inst2_lut_out = GND;
inst2 = DFFEAS(inst2_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , inst1, , , VCC);


--D1_t_dout[31] is int:inst10|t_dout[31] at LC_X14_Y20_N5
--operation mode is normal

D1_t_dout[31]_lut_out = D1_tempd1[31];
D1_t_dout[31] = DFFEAS(D1_t_dout[31]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_s2 is int:inst10|s2 at LC_X16_Y14_N6
--operation mode is normal

D1_s2_lut_out = D1_state.zz # D1_s2 & D1_state.idle;
D1_s2 = DFFEAS(D1_s2_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , , , , );


--D1_t_dout[30] is int:inst10|t_dout[30] at LC_X14_Y20_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[30]_lut_out = GND;
D1_t_dout[30] = DFFEAS(D1_t_dout[30]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[30], , , VCC);


--D1_t_dout[29] is int:inst10|t_dout[29] at LC_X14_Y20_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[29]_lut_out = GND;
D1_t_dout[29] = DFFEAS(D1_t_dout[29]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[29], , , VCC);


--D1_t_dout[28] is int:inst10|t_dout[28] at LC_X14_Y20_N0
--operation mode is normal

D1_t_dout[28]_lut_out = D1_tempd1[28];
D1_t_dout[28] = DFFEAS(D1_t_dout[28]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[27] is int:inst10|t_dout[27] at LC_X13_Y18_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[27]_lut_out = GND;
D1_t_dout[27] = DFFEAS(D1_t_dout[27]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[27], , , VCC);


--D1_t_dout[26] is int:inst10|t_dout[26] at LC_X13_Y18_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[26]_lut_out = GND;
D1_t_dout[26] = DFFEAS(D1_t_dout[26]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[26], , , VCC);


--D1_t_dout[25] is int:inst10|t_dout[25] at LC_X13_Y18_N8
--operation mode is normal

D1_t_dout[25]_lut_out = D1_tempd1[25];
D1_t_dout[25] = DFFEAS(D1_t_dout[25]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[24] is int:inst10|t_dout[24] at LC_X13_Y18_N2
--operation mode is normal

D1_t_dout[24]_lut_out = D1_tempd1[24];
D1_t_dout[24] = DFFEAS(D1_t_dout[24]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[23] is int:inst10|t_dout[23] at LC_X10_Y20_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[23]_lut_out = GND;
D1_t_dout[23] = DFFEAS(D1_t_dout[23]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[23], , , VCC);


--D1_t_dout[22] is int:inst10|t_dout[22] at LC_X10_Y20_N3
--operation mode is normal

D1_t_dout[22]_lut_out = D1_tempd1[22];
D1_t_dout[22] = DFFEAS(D1_t_dout[22]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[21] is int:inst10|t_dout[21] at LC_X10_Y20_N4
--operation mode is normal

D1_t_dout[21]_lut_out = D1_tempd1[21];
D1_t_dout[21] = DFFEAS(D1_t_dout[21]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[20] is int:inst10|t_dout[20] at LC_X10_Y20_N8
--operation mode is normal

D1_t_dout[20]_lut_out = D1_tempd1[20];
D1_t_dout[20] = DFFEAS(D1_t_dout[20]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[19] is int:inst10|t_dout[19] at LC_X13_Y20_N7
--operation mode is normal

D1_t_dout[19]_lut_out = D1_tempd1[19];
D1_t_dout[19] = DFFEAS(D1_t_dout[19]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[18] is int:inst10|t_dout[18] at LC_X13_Y20_N4
--operation mode is normal

D1_t_dout[18]_lut_out = D1_tempd1[18];
D1_t_dout[18] = DFFEAS(D1_t_dout[18]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[17] is int:inst10|t_dout[17] at LC_X13_Y20_N0
--operation mode is normal

D1_t_dout[17]_lut_out = D1_tempd1[17];
D1_t_dout[17] = DFFEAS(D1_t_dout[17]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[16] is int:inst10|t_dout[16] at LC_X10_Y20_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[16]_lut_out = GND;
D1_t_dout[16] = DFFEAS(D1_t_dout[16]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[16], , , VCC);


--D1_t_dout[15] is int:inst10|t_dout[15] at LC_X13_Y20_N8
--operation mode is normal

D1_t_dout[15]_lut_out = D1_tempd1[15];
D1_t_dout[15] = DFFEAS(D1_t_dout[15]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[14] is int:inst10|t_dout[14] at LC_X16_Y20_N1
--operation mode is normal

D1_t_dout[14]_lut_out = D1_tempd1[14];
D1_t_dout[14] = DFFEAS(D1_t_dout[14]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[13] is int:inst10|t_dout[13] at LC_X16_Y20_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[13]_lut_out = GND;
D1_t_dout[13] = DFFEAS(D1_t_dout[13]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[13], , , VCC);


--D1_t_dout[12] is int:inst10|t_dout[12] at LC_X16_Y20_N9
--operation mode is normal

D1_t_dout[12]_lut_out = D1_tempd1[12];
D1_t_dout[12] = DFFEAS(D1_t_dout[12]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[11] is int:inst10|t_dout[11] at LC_X16_Y20_N3
--operation mode is normal

D1_t_dout[11]_lut_out = D1_tempd1[11];
D1_t_dout[11] = DFFEAS(D1_t_dout[11]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[10] is int:inst10|t_dout[10] at LC_X16_Y20_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[10]_lut_out = GND;
D1_t_dout[10] = DFFEAS(D1_t_dout[10]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[10], , , VCC);


--D1_t_dout[9] is int:inst10|t_dout[9] at LC_X22_Y20_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[9]_lut_out = GND;
D1_t_dout[9] = DFFEAS(D1_t_dout[9]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[9], , , VCC);


--D1_t_dout[8] is int:inst10|t_dout[8] at LC_X13_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[8]_lut_out = GND;
D1_t_dout[8] = DFFEAS(D1_t_dout[8]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[8], , , VCC);


--D1_t_dout[7] is int:inst10|t_dout[7] at LC_X22_Y20_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[7]_lut_out = GND;
D1_t_dout[7] = DFFEAS(D1_t_dout[7]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[7], , , VCC);


--D1_t_dout[6] is int:inst10|t_dout[6] at LC_X22_Y20_N3
--operation mode is normal

D1_t_dout[6]_lut_out = D1_tempd1[6];
D1_t_dout[6] = DFFEAS(D1_t_dout[6]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[5] is int:inst10|t_dout[5] at LC_X22_Y20_N0
--operation mode is normal

D1_t_dout[5]_lut_out = D1_tempd1[5];
D1_t_dout[5] = DFFEAS(D1_t_dout[5]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[4] is int:inst10|t_dout[4] at LC_X22_Y20_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[4]_lut_out = GND;
D1_t_dout[4] = DFFEAS(D1_t_dout[4]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[4], , , VCC);


--D1_t_dout[3] is int:inst10|t_dout[3] at LC_X14_Y20_N7
--operation mode is normal

D1_t_dout[3]_lut_out = D1_tempd1[3];
D1_t_dout[3] = DFFEAS(D1_t_dout[3]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[2] is int:inst10|t_dout[2] at LC_X14_Y20_N2
--operation mode is normal

D1_t_dout[2]_lut_out = D1_tempd1[2];
D1_t_dout[2] = DFFEAS(D1_t_dout[2]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, , , , );


--D1_t_dout[1] is int:inst10|t_dout[1] at LC_X14_Y20_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[1]_lut_out = GND;
D1_t_dout[1] = DFFEAS(D1_t_dout[1]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[1], , , VCC);


--D1_t_dout[0] is int:inst10|t_dout[0] at LC_X13_Y20_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1_t_dout[0]_lut_out = GND;
D1_t_dout[0] = DFFEAS(D1_t_dout[0]_lut_out, GLOBAL(E1__clk0), VCC, , D1L136, D1_tempd1[0], , , VCC);


--D1_state.zz is int:inst10|state.zz at LC_X19_Y13_N9
--operation mode is normal

D1_state.zz_lut_out = D1L171 # D1_state.zz & (!A1L116 # !A1L112);
D1_state.zz = DFFEAS(D1_state.zz_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , , , , , );


--D1_count[0] is int:inst10|count[0] at LC_X20_Y14_N1
--operation mode is arithmetic

D1_count[0]_lut_out = !D1_count[0];
D1_count[0] = DFFEAS(D1_count[0]_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , D1_state.zz, , , , );

--D1L6 is int:inst10|count[0]~253 at LC_X20_Y14_N1
--operation mode is arithmetic

D1L6_cout_0 = D1_count[0];
D1L6 = CARRY(D1L6_cout_0);

--D1L7 is int:inst10|count[0]~253COUT1_365 at LC_X20_Y14_N1
--operation mode is arithmetic

D1L7_cout_1 = D1_count[0];
D1L7 = CARRY(D1L7_cout_1);


--D1_count[1] is int:inst10|count[1] at LC_X20_Y14_N2
--operation mode is arithmetic

D1_count[1]_lut_out = D1_count[1] $ (D1L6);
D1_count[1] = DFFEAS(D1_count[1]_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , D1_state.zz, , , , );

--D1L9 is int:inst10|count[1]~257 at LC_X20_Y14_N2
--operation mode is arithmetic

D1L9_cout_0 = !D1L6 # !D1_count[1];
D1L9 = CARRY(D1L9_cout_0);

--D1L10 is int:inst10|count[1]~257COUT1_366 at LC_X20_Y14_N2
--operation mode is arithmetic

D1L10_cout_1 = !D1L7 # !D1_count[1];
D1L10 = CARRY(D1L10_cout_1);


--D1_count[2] is int:inst10|count[2] at LC_X20_Y14_N3
--operation mode is arithmetic

D1_count[2]_lut_out = D1_count[2] $ !D1L9;
D1_count[2] = DFFEAS(D1_count[2]_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , D1_state.zz, , , , );

--D1L12 is int:inst10|count[2]~261 at LC_X20_Y14_N3
--operation mode is arithmetic

D1L12_cout_0 = D1_count[2] & !D1L9;
D1L12 = CARRY(D1L12_cout_0);

--D1L13 is int:inst10|count[2]~261COUT1_367 at LC_X20_Y14_N3
--operation mode is arithmetic

D1L13_cout_1 = D1_count[2] & !D1L10;
D1L13 = CARRY(D1L13_cout_1);


--D1_count[3] is int:inst10|count[3] at LC_X20_Y14_N4
--operation mode is arithmetic

D1_count[3]_lut_out = D1_count[3] $ D1L12;
D1_count[3] = DFFEAS(D1_count[3]_lut_out, GLOBAL(E1__clk0), GLOBAL(LRESETo_), , D1_state.zz, , , , );

--D1L15 is int:inst10|count[3]~265 at LC_X20_Y14_N4
--operation mode is arithmetic

D1L15 = CARRY(!D1L13 # !D1_count[3]);