pllll_waveforms.html

来自「altera公司的FPGA的一些开发用的VHDL的源代码用于学习」· HTML 代码 · 共 14 行

HTML
14
字号
<html>
<head>
<title>Sample Waveforms for pllll.vhd </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file pllll.vhd </CENTER></h2>
<P>The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design pllll.vhd. The design pllll.vhd has Cyclone AUTO pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 20000 ps. CLK0 multiply by = 5, CLK0 divide by = 16, CLK0 phase_shift = 0 </P>
<CENTER><img src=pllll_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing NORMAL mode operation. </CENTER></P>
<P><FONT size=3></P>
<P></P>
</body>
</html>

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?