📄 pwm324def.inc
字号:
;***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
;***** Created: 2007-12-13 07:27 ******* Source: AT90PWM324.xml **********
;*************************************************************************
;* A P P L I C A T I O N N O T E F O R T H E A V R F A M I L Y
;*
;* Number : AVR000
;* File Name : "pwm324def.inc"
;* Title : Register/Bit Definitions for the AT90PWM324
;* Date : 2007-12-13
;* Version : 2.24
;* Support E-mail : avr@atmel.com
;* Target MCU : AT90PWM324
;*
;* DESCRIPTION
;* When including this file in the assembly program file, all I/O register
;* names and I/O register bit names appearing in the data book can be used.
;* In addition, the six registers forming the three data pointers X, Y and
;* Z have been assigned names XL - ZH. Highest RAM address for Internal
;* SRAM is also defined
;*
;* The Register names are represented by their hexadecimal address.
;*
;* The Register Bit names are represented by their bit number (0-7).
;*
;* Please observe the difference in using the bit names with instructions
;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
;* (skip if bit in register set/cleared). The following example illustrates
;* this:
;*
;* in r16,PORTB ;read PORTB latch
;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
;* out PORTB,r16 ;output to PORTB
;*
;* in r16,TIFR ;read the Timer Interrupt Flag Register
;* sbrc r16,TOV0 ;test the overflow flag (use bit#)
;* rjmp TOV0_is_set ;jump if set
;* ... ;otherwise do something else
;*************************************************************************
#ifndef _PWM324DEF_INC_
#define _PWM324DEF_INC_
#pragma partinc 0
; ***** SPECIFY DEVICE ***************************************************
.device AT90PWM324
#pragma AVRPART ADMIN PART_NAME AT90PWM324
.equ SIGNATURE_000 = 0x1e
.equ SIGNATURE_001 = 0x95
.equ SIGNATURE_002 = 0x84
#pragma AVRPART CORE CORE_VERSION V2E
; ***** I/O REGISTER DEFINITIONS *****************************************
; NOTE:
; Definitions marked "MEMORY MAPPED"are extended I/O ports
; and cannot be used with IN/OUT instructions
.equ CANMSG = 0xfa ; MEMORY MAPPED
.equ CANSTMH = 0xf9 ; MEMORY MAPPED
.equ CANSTML = 0xf8 ; MEMORY MAPPED
.equ CANIDM1 = 0xf7 ; MEMORY MAPPED
.equ CANIDM2 = 0xf6 ; MEMORY MAPPED
.equ CANIDM3 = 0xf5 ; MEMORY MAPPED
.equ CANIDM4 = 0xf4 ; MEMORY MAPPED
.equ CANIDT1 = 0xf3 ; MEMORY MAPPED
.equ CANIDT2 = 0xf2 ; MEMORY MAPPED
.equ CANIDT3 = 0xf1 ; MEMORY MAPPED
.equ CANIDT4 = 0xf0 ; MEMORY MAPPED
.equ CANCDMOB = 0xef ; MEMORY MAPPED
.equ CANSTMOB = 0xee ; MEMORY MAPPED
.equ CANPAGE = 0xed ; MEMORY MAPPED
.equ CANHPMOB = 0xec ; MEMORY MAPPED
.equ CANREC = 0xeb ; MEMORY MAPPED
.equ CANTEC = 0xea ; MEMORY MAPPED
.equ CANTTCH = 0xe9 ; MEMORY MAPPED
.equ CANTTCL = 0xe8 ; MEMORY MAPPED
.equ CANTIMH = 0xe7 ; MEMORY MAPPED
.equ CANTIML = 0xe6 ; MEMORY MAPPED
.equ CANTCON = 0xe5 ; MEMORY MAPPED
.equ CANBT3 = 0xe4 ; MEMORY MAPPED
.equ CANBT2 = 0xe3 ; MEMORY MAPPED
.equ CANBT1 = 0xe2 ; MEMORY MAPPED
.equ CANSIT1 = 0xe1 ; MEMORY MAPPED
.equ CANSIT2 = 0xe0 ; MEMORY MAPPED
.equ CANIE1 = 0xdf ; MEMORY MAPPED
.equ CANIE2 = 0xde ; MEMORY MAPPED
.equ CANEN1 = 0xdd ; MEMORY MAPPED
.equ CANEN2 = 0xdc ; MEMORY MAPPED
.equ CANGIE = 0xdb ; MEMORY MAPPED
.equ CANGIT = 0xda ; MEMORY MAPPED
.equ CANGSTA = 0xd9 ; MEMORY MAPPED
.equ CANGCON = 0xd8 ; MEMORY MAPPED
.equ LINDAT = 0xd2 ; MEMORY MAPPED
.equ LINSEL = 0xd1 ; MEMORY MAPPED
.equ LINIDR = 0xd0 ; MEMORY MAPPED
.equ LINDLR = 0xcf ; MEMORY MAPPED
.equ LINBRRH = 0xce ; MEMORY MAPPED
.equ LINBRRL = 0xcd ; MEMORY MAPPED
.equ LINBTR = 0xcc ; MEMORY MAPPED
.equ LINERR = 0xcb ; MEMORY MAPPED
.equ LINENIR = 0xca ; MEMORY MAPPED
.equ LINSIR = 0xc9 ; MEMORY MAPPED
.equ LINCR = 0xc8 ; MEMORY MAPPED
.equ PIFR = 0xbc ; MEMORY MAPPED
.equ PIM = 0xbb ; MEMORY MAPPED
.equ PMIC2 = 0xba ; MEMORY MAPPED
.equ PMIC1 = 0xb9 ; MEMORY MAPPED
.equ PMIC0 = 0xb8 ; MEMORY MAPPED
.equ PCTL = 0xb7 ; MEMORY MAPPED
.equ POC = 0xb6 ; MEMORY MAPPED
.equ PCNF = 0xb5 ; MEMORY MAPPED
.equ PSYNC = 0xb4 ; MEMORY MAPPED
.equ POCRxRBH = 0xb3 ; MEMORY MAPPED
.equ POCRxRBL = 0xb2 ; MEMORY MAPPED
.equ POCR2SBH = 0xb1 ; MEMORY MAPPED
.equ POCR2SBL = 0xb0 ; MEMORY MAPPED
.equ POCR2RAH = 0xaf ; MEMORY MAPPED
.equ POCR2RAL = 0xae ; MEMORY MAPPED
.equ POCR2SAH = 0xad ; MEMORY MAPPED
.equ POCR2SAL = 0xac ; MEMORY MAPPED
.equ POCR1SBH = 0xab ; MEMORY MAPPED
.equ POCR1SBL = 0xaa ; MEMORY MAPPED
.equ POCR1RAH = 0xa9 ; MEMORY MAPPED
.equ POCR1RAL = 0xa8 ; MEMORY MAPPED
.equ POCR1SAH = 0xa7 ; MEMORY MAPPED
.equ POCR1SAL = 0xa6 ; MEMORY MAPPED
.equ POCR0SBH = 0xa5 ; MEMORY MAPPED
.equ POCR0SBL = 0xa4 ; MEMORY MAPPED
.equ POCR0RAH = 0xa3 ; MEMORY MAPPED
.equ POCR0RAL = 0xa2 ; MEMORY MAPPED
.equ POCR0SAH = 0xa1 ; MEMORY MAPPED
.equ POCR0SAL = 0xa0 ; MEMORY MAPPED
.equ AC3CON = 0x97 ; MEMORY MAPPED
.equ AC2CON = 0x96 ; MEMORY MAPPED
.equ AC1CON = 0x95 ; MEMORY MAPPED
.equ AC0CON = 0x94 ; MEMORY MAPPED
.equ DACH = 0x92 ; MEMORY MAPPED
.equ DACL = 0x91 ; MEMORY MAPPED
.equ DACON = 0x90 ; MEMORY MAPPED
.equ OCR1BL = 0x8a ; MEMORY MAPPED
.equ OCR1BH = 0x8b ; MEMORY MAPPED
.equ OCR1AL = 0x88 ; MEMORY MAPPED
.equ OCR1AH = 0x89 ; MEMORY MAPPED
.equ ICR1L = 0x86 ; MEMORY MAPPED
.equ ICR1H = 0x87 ; MEMORY MAPPED
.equ TCNT1L = 0x84 ; MEMORY MAPPED
.equ TCNT1H = 0x85 ; MEMORY MAPPED
.equ TCCR1C = 0x82 ; MEMORY MAPPED
.equ TCCR1B = 0x81 ; MEMORY MAPPED
.equ TCCR1A = 0x80 ; MEMORY MAPPED
.equ DIDR1 = 0x7f ; MEMORY MAPPED
.equ DIDR0 = 0x7e ; MEMORY MAPPED
.equ ADMUX = 0x7c ; MEMORY MAPPED
.equ ADCSRB = 0x7b ; MEMORY MAPPED
.equ ADCSRA = 0x7a ; MEMORY MAPPED
.equ ADCH = 0x79 ; MEMORY MAPPED
.equ ADCL = 0x78 ; MEMORY MAPPED
.equ AMP2CSR = 0x77 ; MEMORY MAPPED
.equ AMP1CSR = 0x76 ; MEMORY MAPPED
.equ AMP0CSR = 0x75 ; MEMORY MAPPED
.equ TIMSK1 = 0x6f ; MEMORY MAPPED
.equ TIMSK0 = 0x6e ; MEMORY MAPPED
.equ PCMSK3 = 0x6d ; MEMORY MAPPED
.equ PCMSK2 = 0x6c ; MEMORY MAPPED
.equ PCMSK1 = 0x6b ; MEMORY MAPPED
.equ PCMSK0 = 0x6a ; MEMORY MAPPED
.equ EICRA = 0x69 ; MEMORY MAPPED
.equ OSCCAL = 0x66 ; MEMORY MAPPED
.equ PRR = 0x64 ; MEMORY MAPPED
.equ CLKPR = 0x61 ; MEMORY MAPPED
.equ WDTCSR = 0x60 ; MEMORY MAPPED
.equ SREG = 0x3f
.equ SPL = 0x3d
.equ SPH = 0x3e
.equ SPMCSR = 0x37
.equ MCUCR = 0x35
.equ MCUSR = 0x34
.equ SMCR = 0x33
.equ DWDR = 0x31
.equ ACSR = 0x30
.equ SPDR = 0x2e
.equ SPSR = 0x2d
.equ SPCR = 0x2c
.equ PLLCSR = 0x29
.equ OCR0B = 0x28
.equ OCR0A = 0x27
.equ TCNT0 = 0x26
.equ TCCR0B = 0x25
.equ TCCR0A = 0x24
.equ GTCCR = 0x23
.equ EEARL = 0x21
.equ EEARH = 0x22
.equ EEDR = 0x20
.equ EECR = 0x1f
.equ GPIOR0 = 0x1e
.equ EIMSK = 0x1d
.equ EIFR = 0x1c
.equ PCIFR = 0x1b
.equ GPIOR2 = 0x1a
.equ GPIOR1 = 0x19
.equ TIFR1 = 0x16
.equ TIFR0 = 0x15
.equ PORTE = 0x0e
.equ DDRE = 0x0d
.equ PINE = 0x0c
.equ PORTD = 0x0b
.equ DDRD = 0x0a
.equ PIND = 0x09
.equ PORTC = 0x08
.equ DDRC = 0x07
.equ PINC = 0x06
.equ PORTB = 0x05
.equ DDRB = 0x04
.equ PINB = 0x03
; ***** BIT DEFINITIONS **************************************************
; ***** PORTB ************************
; PORTB - Port B Data Register
.equ PORTB0 = 0 ; Port B Data Register bit 0
.equ PB0 = 0 ; For compatibility
.equ PORTB1 = 1 ; Port B Data Register bit 1
.equ PB1 = 1 ; For compatibility
.equ PORTB2 = 2 ; Port B Data Register bit 2
.equ PB2 = 2 ; For compatibility
.equ PORTB3 = 3 ; Port B Data Register bit 3
.equ PB3 = 3 ; For compatibility
.equ PORTB4 = 4 ; Port B Data Register bit 4
.equ PB4 = 4 ; For compatibility
.equ PORTB5 = 5 ; Port B Data Register bit 5
.equ PB5 = 5 ; For compatibility
.equ PORTB6 = 6 ; Port B Data Register bit 6
.equ PB6 = 6 ; For compatibility
.equ PORTB7 = 7 ; Port B Data Register bit 7
.equ PB7 = 7 ; For compatibility
; DDRB - Port B Data Direction Register
.equ DDB0 = 0 ; Port B Data Direction Register bit 0
.equ DDB1 = 1 ; Port B Data Direction Register bit 1
.equ DDB2 = 2 ; Port B Data Direction Register bit 2
.equ DDB3 = 3 ; Port B Data Direction Register bit 3
.equ DDB4 = 4 ; Port B Data Direction Register bit 4
.equ DDB5 = 5 ; Port B Data Direction Register bit 5
.equ DDB6 = 6 ; Port B Data Direction Register bit 6
.equ DDB7 = 7 ; Port B Data Direction Register bit 7
; PINB - Port B Input Pins
.equ PINB0 = 0 ; Port B Input Pins bit 0
.equ PINB1 = 1 ; Port B Input Pins bit 1
.equ PINB2 = 2 ; Port B Input Pins bit 2
.equ PINB3 = 3 ; Port B Input Pins bit 3
.equ PINB4 = 4 ; Port B Input Pins bit 4
.equ PINB5 = 5 ; Port B Input Pins bit 5
.equ PINB6 = 6 ; Port B Input Pins bit 6
.equ PINB7 = 7 ; Port B Input Pins bit 7
; ***** PORTC ************************
; PORTC - Port C Data Register
.equ PORTC0 = 0 ; Port C Data Register bit 0
.equ PC0 = 0 ; For compatibility
.equ PORTC1 = 1 ; Port C Data Register bit 1
.equ PC1 = 1 ; For compatibility
.equ PORTC2 = 2 ; Port C Data Register bit 2
.equ PC2 = 2 ; For compatibility
.equ PORTC3 = 3 ; Port C Data Register bit 3
.equ PC3 = 3 ; For compatibility
.equ PORTC4 = 4 ; Port C Data Register bit 4
.equ PC4 = 4 ; For compatibility
.equ PORTC5 = 5 ; Port C Data Register bit 5
.equ PC5 = 5 ; For compatibility
.equ PORTC6 = 6 ; Port C Data Register bit 6
.equ PC6 = 6 ; For compatibility
.equ PORTC7 = 7 ; Port C Data Register bit 7
.equ PC7 = 7 ; For compatibility
; DDRC - Port C Data Direction Register
.equ DDC0 = 0 ; Port C Data Direction Register bit 0
.equ DDC1 = 1 ; Port C Data Direction Register bit 1
.equ DDC2 = 2 ; Port C Data Direction Register bit 2
.equ DDC3 = 3 ; Port C Data Direction Register bit 3
.equ DDC4 = 4 ; Port C Data Direction Register bit 4
.equ DDC5 = 5 ; Port C Data Direction Register bit 5
.equ DDC6 = 6 ; Port C Data Direction Register bit 6
.equ DDC7 = 7 ; Port C Data Direction Register bit 7
; PINC - Port C Input Pins
.equ PINC0 = 0 ; Port C Input Pins bit 0
.equ PINC1 = 1 ; Port C Input Pins bit 1
.equ PINC2 = 2 ; Port C Input Pins bit 2
.equ PINC3 = 3 ; Port C Input Pins bit 3
.equ PINC4 = 4 ; Port C Input Pins bit 4
.equ PINC5 = 5 ; Port C Input Pins bit 5
.equ PINC6 = 6 ; Port C Input Pins bit 6
.equ PINC7 = 7 ; Port C Input Pins bit 7
; ***** PORTD ************************
; PORTD - Port D Data Register
.equ PORTD0 = 0 ; Port D Data Register bit 0
.equ PD0 = 0 ; For compatibility
.equ PORTD1 = 1 ; Port D Data Register bit 1
.equ PD1 = 1 ; For compatibility
.equ PORTD2 = 2 ; Port D Data Register bit 2
.equ PD2 = 2 ; For compatibility
.equ PORTD3 = 3 ; Port D Data Register bit 3
.equ PD3 = 3 ; For compatibility
.equ PORTD4 = 4 ; Port D Data Register bit 4
.equ PD4 = 4 ; For compatibility
.equ PORTD5 = 5 ; Port D Data Register bit 5
.equ PD5 = 5 ; For compatibility
.equ PORTD6 = 6 ; Port D Data Register bit 6
.equ PD6 = 6 ; For compatibility
.equ PORTD7 = 7 ; Port D Data Register bit 7
.equ PD7 = 7 ; For compatibility
; DDRD - Port D Data Direction Register
.equ DDD0 = 0 ; Port D Data Direction Register bit 0
.equ DDD1 = 1 ; Port D Data Direction Register bit 1
.equ DDD2 = 2 ; Port D Data Direction Register bit 2
.equ DDD3 = 3 ; Port D Data Direction Register bit 3
.equ DDD4 = 4 ; Port D Data Direction Register bit 4
.equ DDD5 = 5 ; Port D Data Direction Register bit 5
.equ DDD6 = 6 ; Port D Data Direction Register bit 6
.equ DDD7 = 7 ; Port D Data Direction Register bit 7
; PIND - Port D Input Pins
.equ PIND0 = 0 ; Port D Input Pins bit 0
.equ PIND1 = 1 ; Port D Input Pins bit 1
.equ PIND2 = 2 ; Port D Input Pins bit 2
.equ PIND3 = 3 ; Port D Input Pins bit 3
.equ PIND4 = 4 ; Port D Input Pins bit 4
.equ PIND5 = 5 ; Port D Input Pins bit 5
.equ PIND6 = 6 ; Port D Input Pins bit 6
.equ PIND7 = 7 ; Port D Input Pins bit 7
; ***** BOOT_LOAD ********************
; SPMCSR - Store Program Memory Control Register
.equ SPMCR = SPMCSR ; For compatibility
.equ SPMEN = 0 ; Store Program Memory Enable
.equ PGERS = 1 ; Page Erase
.equ PGWRT = 2 ; Page Write
.equ BLBSET = 3 ; Boot Lock Bit Set
.equ RWWSRE = 4 ; Read While Write section read enable
.equ ASRE = RWWSRE ; For compatibility
.equ RWWSB = 6 ; Read While Write Section Busy
.equ ASB = RWWSB ; For compatibility
.equ SPMIE = 7 ; SPM Interrupt Enable
; ***** CAN **************************
; CANGCON - CAN General Control Register
.equ SWRES = 0 ; Software Reset Request
.equ ENASTB = 1 ; Enable / Standby
.equ TEST = 2 ; Test Mode
.equ LISTEN = 3 ; Listening Mode
.equ SYNTTC = 4 ; Synchronization of TTC
.equ TTC = 5 ; Time Trigger Communication
.equ OVRQ = 6 ; Overload Frame Request
.equ ABRQ = 7 ; Abort Request
; CANGSTA - CAN General Status Register
.equ ERRP = 0 ; Error Passive Mode
.equ BOFF = 1 ; Bus Off Mode
.equ ENFG = 2 ; Enable Flag
.equ RXBSY = 3 ; Receiver Busy
.equ TXBSY = 4 ; Transmitter Busy
.equ OVFG = 6 ; Overload Frame Flag
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -