test.v

Verilog test file not vhd

module(clk, ip, outp);

wire clk;
reg[32:0] ip;
reg  outp;

assign clk <= #5clk;


endmodule