front.syr

FPGA设计中乒乓设计的源代码

Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.50 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.50 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: front.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "front.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "front"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : front
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : front.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "front.v"
Module <front> compiled
No errors in compilation
Analysis of file <"front.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <front>.
Module <front> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <front>.
    Related source file is "front.v".
WARNING:Xst:1306 - Output <b> is never assigned.
    Found 16-bit register for signal <a>.
    Found 1-bit register for signal <rdy_a>.
    Found 1-bit register for signal <rdy_b>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <front> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 3
 16-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <front> ...
Loading device for application Rf_Device from file '3s400.nph' in environment D:/LijunYang_software/xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block front, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : front.ngr
Top Level Output File Name         : front
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 53

Macro Statistics :
# Registers                        : 4
#      1-bit register              : 3
#      16-bit register             : 1

Cell Usage :
# BELS                             : 6
#      INV                         : 2
#      LUT2                        : 1
#      LUT2_L                      : 1
#      LUT3                        : 2
# FlipFlops/Latches                : 19
#      FDC                         : 1
#      FDCE                        : 2
#      FDE                         : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 18
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      11  out of   3584     0%  
 Number of Slice Flip Flops:            19  out of   7168     0%  
 Number of 4 input LUTs:                 4  out of   7168     0%  
 Number of bonded IOBs:                 53  out of    141    37%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_5m                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.776ns (Maximum Frequency: 264.830MHz)
   Minimum input arrival time before clock: 4.467ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_5m'
  Clock period: 3.776ns (frequency: 264.830MHz)
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Delay:               3.776ns (Levels of Logic = 1)
  Source:            state (FF)
  Destination:       rdy_a (FF)
  Source Clock:      clk_5m rising
  Destination Clock: clk_5m rising

  Data Path: state to rdy_a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   1.102  state (state)
     LUT3:I1->O            1   0.551   0.801  _n00121 (_n0012)
     FDCE:CE                   0.602          rdy_b
    ----------------------------------------
    Total                      3.776ns (1.873ns logic, 1.903ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_5m'
  Total number of paths / destination ports: 51 / 35
-------------------------------------------------------------------------
Offset:              4.467ns (Levels of Logic = 2)
  Source:            nd (PAD)
  Destination:       a_15 (FF)
  Destination Clock: clk_5m rising

  Data Path: nd to a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   1.256  nd_IBUF (nd_IBUF)
     LUT2:I0->O           16   0.551   1.237  _n00051 (_n0005)
     FDE:CE                    0.602          a_0
    ----------------------------------------
    Total                      4.467ns (1.974ns logic, 2.493ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_5m'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            rdy_a (FF)
  Destination:       rdy_a (PAD)
  Source Clock:      clk_5m rising

  Data Path: rdy_a to rdy_a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   0.907  rdy_a (rdy_a_OBUF)
     OBUF:I->O                 5.644          rdy_a_OBUF (rdy_a)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
CPU : 4.78 / 5.38 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 101824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)