⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 s6.mdl

📁 Gives all the matlab codes for dynamic simulation of electric machinery by Chee-Mun Ong
💻 MDL
📖 第 1 页 / 共 4 页
字号:
	}
	Line {
	  SrcBlock		  "Ground1"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Ground2"
	  SrcPort		  1
	  DstBlock		  "Switch4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in_dpsidr'/dt"
	  SrcPort		  1
	  Points		  [510, 0; 0, -350]
	  DstBlock		  "Switch3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  DstBlock		  "Switch3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  Points		  [45, 0; 0, -215]
	  DstBlock		  "Switch3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Switch3"
	  SrcPort		  1
	  DstBlock		  "out_v'ds"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vcap_"
	  SrcPort		  1
	  Points		  [0, -55]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Switch2"
	  SrcPort		  1
	  DstBlock		  "Vcap_"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [10, 0; 0, -110]
	    DstBlock		    "Rcrun"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [10, 0; 0, 20]
	    DstBlock		    "1/Cstart"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      Points		      [5, 0; 0, -70]
	      DstBlock		      "Rcstart"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [5, 0; 0, -20]
	      DstBlock		      "1/Crun"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "S-R\nFlip-Flop"
	  SrcPort		  2
	  DstBlock		  "T1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S-R\nFlip-Flop1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Rel Op"
	  SrcPort		  1
	  DstBlock		  "S-R\nFlip-Flop1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ground"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [130, 0]
	    DstBlock		    "S-R\nFlip-Flop"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "S-R\nFlip-Flop1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "S-R\nFlip-Flop1"
	  SrcPort		  2
	  DstBlock		  "T"
	  DstPort		  1
	}
	Annotation {
	  Position		  [682, 82]
	  VerticalAlignment	  top
	  Text			  "v'ds"
	}
	Annotation {
	  Position		  [482, 92]
	  VerticalAlignment	  top
	  Text			  "Vcap"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "m6"
      Position		      [53, 152, 124, 195]
      DropShadow	      on
      OpenFcn		      "m6"
      ShowPortLabels	      off
      MaskType		      "Masked block of m6.m"
      MaskHelp		      "Uses m6.m to initialize and plot"
      MaskDisplay	      "disp('Initialize\\nand plot')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      off
      MaskIconUnits	      autoscale
      System {
	Name			"m6"
	Location		[10, 55, 1133, 881]
	Open			off
	ScreenColor		white
	Annotation {
	  Position		  [87, 67]
	  VerticalAlignment	  top
	  Text			  "Masked block of m6.m to initialize s6.m "
				  "\nand plot results"
	}
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      Position		      [57, 60, 683, 80]
      Orientation	      up
      Inputs		      "11"
    }
    Block {
      BlockType		      Product
      Name		      "Product"
      Position		      [325, 220, 345, 240]
      Orientation	      left
      Inputs		      "2"
    }
    Block {
      BlockType		      Product
      Name		      "Product1"
      Position		      [325, 263, 345, 287]
      Orientation	      left
      Inputs		      "2"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Qaxis"
      Position		      [320, 138, 355, 207]
      ShowPortLabels	      off
      System {
	Name			"Qaxis"
	Location		[0, 38, 767, 572]
	Open			off
	ScreenColor		white
	Block {
	  BlockType		  Inport
	  Name			  "in_vqs"
	  Position		  [50, 140, 70, 160]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in_(wr/wb)*psidr'"
	  Position		  [45, 290, 65, 310]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn"
	  Position		  [135, 135, 320, 165]
	  Expr			  "wb*(u[2]+(rqs/xlqs)*(u[1]-u[3]))"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn2"
	  Position		  [145, 284, 325, 316]
	  Expr			  "wb*(u[2] +(rpr/xplr)*(u[3]-u[1]))"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn3"
	  Position		  [485, 207, 635, 243]
	  Expr			  "xMq*(u[1]/xlqs+u[2]/xplr)"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn4"
	  Position		  [495, 126, 585, 154]
	  Expr			  "(u[1]-u[2])/xlqs"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn5"
	  Position		  [490, 300, 585, 330]
	  Expr			  "(u[1]-u[2])/xplr"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Position		  [100, 108, 120, 192]
	  Inputs		  "3"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  Position		  [105, 262, 125, 338]
	  Inputs		  "3"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  Position		  [450, 286, 470, 339]
	  Inputs		  "2"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux3"
	  Position		  [445, 193, 465, 257]
	  Inputs		  "2"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux4"
	  Position		  [450, 114, 470, 161]
	  Inputs		  "2"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "psiqr'_"
	  Position		  [345, 287, 375, 313]
	  ExternalReset		  none
	  InitialConditionSource  internal
	  InitialCondition	  "Psipqro"
	  LimitOutput		  off
	  UpperSaturationLimit	  "inf"
	  LowerSaturationLimit	  "-inf"
	  ShowSaturationPort	  off
	  ShowStatePort		  off
	  AbsoluteTolerance	  "auto"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "psiqs_"
	  Position		  [340, 137, 370, 163]
	  ExternalReset		  none
	  InitialConditionSource  internal
	  InitialCondition	  "Psiqso"
	  LimitOutput		  off
	  UpperSaturationLimit	  "inf"
	  LowerSaturationLimit	  "-inf"
	  ShowSaturationPort	  off
	  ShowStatePort		  off
	  AbsoluteTolerance	  "auto"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_psiqs"
	  Position		  [735, 65, 755, 85]
	  Port			  "1"
	  OutputWhenDisabled	  held
	  InitialOutput		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_iqs"
	  Position		  [735, 130, 755, 150]
	  Port			  "2"
	  OutputWhenDisabled	  held
	  InitialOutput		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_iqr'"
	  Position		  [735, 305, 755, 325]
	  Port			  "3"
	  OutputWhenDisabled	  held
	  InitialOutput		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_psiqr'"
	  Position		  [735, 260, 755, 280]
	  Port			  "4"
	  OutputWhenDisabled	  held
	  InitialOutput		  "0"
	}
	Line {
	  SrcBlock		  "Fcn5"
	  SrcPort		  1
	  DstBlock		  "out_iqr'"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_(wr/wb)*psidr'"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in_vqs"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Fcn4"
	  SrcPort		  1
	  DstBlock		  "out_iqs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Fcn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fcn"
	  SrcPort		  1
	  DstBlock		  "psiqs_"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fcn2"
	  SrcPort		  1
	  DstBlock		  "psiqr'_"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "Fcn3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "Fcn4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "psiqs_"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [30, 0; 0, -75]
	    DstBlock		    "out_psiqs"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [30, 0; 0, 60]
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [30, 0; 0, -25]
	    DstBlock		    "Mux4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [30, 0; 0, 60; -325, 0; 0, -30]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Fcn3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [55, 0; 0, -45; -270, 0; 0, -30]
	    DstBlock		    "Mux4"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [55, 0; 0, 140; -620, 0; 0, -40]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [55, 0; 0, -135; -615, 0; 0, 30]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [55, 0; 0, 140; -285, 0; 0, -40]
	    DstBlock		    "Mux2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Fcn2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "psiqr'_"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [35, 0; 0, -30]
	    DstBlock		    "out_psiqr'"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [35, 0; 0, -60; -330, 0; 0, 35]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [35, 0; 0, -60]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Fcn5"
	  DstPort		  1
	}
	Annotation {
	  Position		  [392, 283]
	  VerticalAlignment	  top
	  Text			  "psiqr'"
	}
	Annotation {
	  Position		  [602, 299]
	  VerticalAlignment	  top
	  Text			  "iqr'"
	}
	Annotation {
	  Position		  [667, 207]
	  VerticalAlignment	  top
	  Text			  "psiqm"
	}
	Annotation {
	  Position		  [382, 132]
	  VerticalAlignment	  top
	  Text			  "psiqs"
	}
	Annotation {
	  Position		  [602, 127]
	  VerticalAlignment	  top
	  Text			  "iqs"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rotor"
      Position		      [560, 183, 605, 347]
      ShowPortLabels	      off
      System {
	Name			"Rotor"
	Location		[149, 82, 804, 355]
	Open			off
	ScreenColor		white
	Block {
	  BlockType		  Inport
	  Name			  "in_psiqs"
	  Position		  [55, 40, 75, 60]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in_iqs"
	  Position		  [55, 80, 75, 100]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in_psi'ds"
	  Position		  [55, 120, 75, 140]
	  Port			  "3"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in_i'ds"
	  Position		  [55, 160, 75, 180]
	  Port			  "4"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in_Tmech"
	  Position		  [55, 200, 75, 220]
	  Port			  "5"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Gain
	  Name			  "1/2H"
	  Position		  [395, 109, 460, 161]
	  Gain			  "1/(2*H)"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "1/s"
	  Position		  [480, 120, 510, 150]
	  ExternalReset		  none
	  InitialConditionSource  internal
	  InitialCondition	  "wrbywbo"
	  LimitOutput		  off
	  UpperSaturationLimit	  "inf"
	  LowerSaturationLimit	  "-inf"

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -